Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD5415YRU-REEL7 Arkusz danych(PDF) 5 Page - Analog Devices

Numer części AD5415YRU-REEL7
Szczegółowy opis  Dual 12-Bit, High Bandwidth, Multiplying DAC with 4-Quadrant Resistors and Serial Interface
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD5415YRU-REEL7 Arkusz danych(HTML) 5 Page - Analog Devices

  AD5415YRU-REEL7 Datasheet HTML 1Page - Analog Devices AD5415YRU-REEL7 Datasheet HTML 2Page - Analog Devices AD5415YRU-REEL7 Datasheet HTML 3Page - Analog Devices AD5415YRU-REEL7 Datasheet HTML 4Page - Analog Devices AD5415YRU-REEL7 Datasheet HTML 5Page - Analog Devices AD5415YRU-REEL7 Datasheet HTML 6Page - Analog Devices AD5415YRU-REEL7 Datasheet HTML 7Page - Analog Devices AD5415YRU-REEL7 Datasheet HTML 8Page - Analog Devices AD5415YRU-REEL7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 28 page
background image
AD5415
Rev. 0 | Page 5 of 28
TIMING CHARACTERISTICS
Temperature range for Y Version: −40°C to +125°C. See Figure 2 and Figure 3.
Guaranteed by design and characterization, not subject to production test.
All input signals are specified with tr = tf = 1 ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2.
VDD = 2.5 V to 5.5 V, VREF = 5 V, IOUT2 = 0 V. All specifications TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter
Limit at TMIN, TMAX
Unit
Conditions/Comments1
fSCLK
50
MHz max
Maximum clock frequency
t1
20
ns min
SCLK cycle time
t2
8
ns min
SCLK high time
t3
8
ns min
SCLK low time
t4
13
ns min
SYNC falling edge to SCLK falling edge setup time
t5
5
ns min
Data setup time
t6
4
ns min
Data hold time
t7
5
ns min
SYNC rising edge to SCLK falling edge
t8
30
ns min
Minimum SYNC high time
t9
0
ns min
SCLK falling edge to LDAC falling edge
t10
12
ns min
LDAC pulse width
t11
10
ns min
SCLK falling edge to LDAC rising edge
t122
25
ns min
SCLK active edge to SDO valid, strong SDO driver
60
ns min
SCLK active edge to SDO valid, weak SDO driver
1 Falling or rising edge as determined by the control bits of serial word. Strong or weak SDO driver selected via the control register.
2 Daisy-chain and readback modes cannot operate at maximum clock frequency. SDO timing specifications measured with a load circuit, as shown in
.
Figure 4
t1
t2
t3
t7
t8
t4
t5
t6
t9
t10
t11
DB15
DB0
SCLK
DIN
LDAC1
LDAC2
SYNC
NOTES
1ASYNCHRONOUS LDAC UPDATE MODE
2SYNCHRONOUS LDAC UPDATE MODE
ALTERNATIVELY, DATA CAN BE CLOCKED INTO INPUT SHIFT REGISTER ON RISING EDGE OF SCLK AS
DETERMINED BY CONTROL BITS. TIMING AS ABOVE, WITH SCLK INVERTED.
Figure 2. Standalone Mode Timing Diagram


Podobny numer części - AD5415YRU-REEL7

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD5415YRUZ AD-AD5415YRUZ Datasheet
700Kb / 27P
   Dual 12-Bit, High Bandwidth, Multiplying DAC
AD5415YRUZ-REEL AD-AD5415YRUZ-REEL Datasheet
700Kb / 27P
   Dual 12-Bit, High Bandwidth, Multiplying DAC
AD5415YRUZ-REEL7 AD-AD5415YRUZ-REEL7 Datasheet
700Kb / 27P
   Dual 12-Bit, High Bandwidth, Multiplying DAC
More results

Podobny opis - AD5415YRU-REEL7

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD5405 AD-AD5405_15 Datasheet
794Kb / 25P
   Dual 12-Bit, High Bandwidth, Multiplying DAC with 4-Quadrant Resistors and Parallel Interface
REV. B
AD5405 AD-AD5405 Datasheet
925Kb / 24P
   Dual 12-Bit, High Bandwidth, Multiplying DAC with 4-Quadrant Resistors and Parallel Interface
REV. 0
AD5405YCPZ AD-AD5405YCPZ Datasheet
753Kb / 25P
   Dual 12-Bit, High Bandwidth, Multiplying DAC with 4-Quadrant Resistors and Parallel Interface
REV. B
AD5452W AD-AD5452W Datasheet
500Kb / 24P
   12-Bit High Bandwidth Multiplying DAC with Serial Interface
REV. 0
AD5425 AD-AD5425 Datasheet
417Kb / 20P
   8-Bit, High Bandwidth Multiplying DAC with Serial Interface
REV. 0
AD5425 AD-AD5425_15 Datasheet
618Kb / 25P
   8-Bit, High Bandwidth Multiplying DAC with Serial Interface
REV. C
AD5425YRMZ AD-AD5425YRMZ Datasheet
618Kb / 25P
   8-Bit, High Bandwidth Multiplying DAC with Serial Interface
REV. C
AD5425 AD-AD5425_16 Datasheet
487Kb / 24P
   8-Bit, High Bandwidth Multiplying DAC with Serial Interface
AD5415 AD-AD5415_16 Datasheet
700Kb / 27P
   Dual 12-Bit, High Bandwidth, Multiplying DAC
AD5405 AD-AD5405_18 Datasheet
836Kb / 24P
   Dual 12-Bit, High Bandwidth, Multiplying DAC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com