Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD1838AS Arkusz danych(PDF) 11 Page - Analog Devices

Numer części AD1838AS
Szczegółowy opis  2 ADC, 6 DAC,96 kHz, 24-Bit Codec
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD1838AS Arkusz danych(HTML) 11 Page - Analog Devices

Back Button AD1838AS Datasheet HTML 7Page - Analog Devices AD1838AS Datasheet HTML 8Page - Analog Devices AD1838AS Datasheet HTML 9Page - Analog Devices AD1838AS Datasheet HTML 10Page - Analog Devices AD1838AS Datasheet HTML 11Page - Analog Devices AD1838AS Datasheet HTML 12Page - Analog Devices AD1838AS Datasheet HTML 13Page - Analog Devices AD1838AS Datasheet HTML 14Page - Analog Devices AD1838AS Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 24 page
background image
REV. 0
AD1838
–11–
(continued from Page 1)
and a continuous-time voltage out analog section. Each DAC
has independent volume control and clickless mute functions.
The ADC comprises two 24-bit conversion channels with multibit
sigma-delta modulators and decimation filters.
The AD1838 also contains an on-chip reference with a nominal
value of 2.25 V.
The AD1838 contains a flexible serial interface that allows for
glueless connection to a variety of DSP chips, AES/EBU receiv-
ers, and sample rate converters. The AD1838 can be configured
in Left-Justified, Right-Justified, I
2S, or DSP-compatible serial
modes. Control of the AD1838 is achieved by means of an SPI-
compatible serial port. While the AD1838 can be operated from
a single 5 V supply, it also features a separate supply pin for its
digital interface that allows the device to be interfaced to other
devices using 3.3 V power supplies.
The AD1838 is available in a 52-Lead MQFP package and is
specified for the industrial temperature range of –40ºC to +85ºC.
FUNCTIONAL OVERVIEW
ADCs
There are two ADC channels in the AD1838, configured as a
stereo pair. Each ADC has fully differential inputs. The ADC
section can operate at a sample rate of up to 96 kHz. The ADCs
include on-board digital decimation filters with 120 dB stop-band
attenuation and linear phase response, operating at an oversampling
ratio of 128 (for 48 kHz operation) or 64 (for 96 kHz operation).
ADC peak level information for each ADC may be read from the
ADC Peak 0 and ADC Peak 1 Registers. The data is supplied
as a 6-bit word with a maximum range of 0 dB to –63 dB and a
resolution of 1 dB. The registers will hold peak information
until read; after reading, the registers are reset so that new peak
information can be acquired. Refer to the register description for
details of the format. The two ADC channels have a common
serial bit clock and a left-right framing clock. The clock signals
are all synchronous with the sample rate.
The ADC digital pins, ABCLK and ALRCLK, can be set to
operate as inputs or outputs by connecting the
M/S pin to
ODVDD or DGND, respectively. When the pins are set as
outputs, the AD1838 will generate the timing signals. When
the pins are set as inputs, the timing must be generated by the
external audio controller.
DACs
The AD1838 has six DAC channels arranged as three inde-
pendent stereo pairs, with six fully differential analog outputs
for improved noise and distortion performance. Each channel has
its own independently programmable attenuator, adjustable in
1024 linear steps. Digital inputs are supplied through three
serial data input pins (one for each stereo pair) and a common
frame (DLRCLK) and bit (DBCLK) clock. Alternatively, one of
the packed data modes may be used to access all six channels on a
single TDM data pin. A stereo replicate feature is included where the
DAC data sent to the first DAC pair is also sent to the other
DACs in the part. The AD1838 can accept DAC data at a sample
rate of 192 kHz on DAC 1 only. The stereo replicate feature
can then be used to copy the audio data to the other DACs.
Each set of differential output pins sits at a dc level of VREF and
swings
±1.4 V for a 0 dB digital input signal. A single op amp
third order external low-pass filter is recommended to remove
high-frequency noise present on the output pins, as well as to
provide differential-to-single-ended conversion. Note that the use
of op amps with low slew rate or low bandwidth may cause
high-frequency noise and tones to fold down into the audio
band; care should be exercised in selecting these components.
The FILTD pin should be connected to an external grounded
capacitor. This pin is used to reduce the noise of the internal
DAC bias circuitry, thereby reducing the DAC output noise. In
some cases, this capacitor may be eliminated with little effect on
performance.
DAC and ADC Coding
The DAC and ADC output data stream is in a two’s complement
encoded format. The word width can be selected from 16-bit,
20-bit, or 24-bit. The coding scheme is detailed in Table I.
Table I. Coding Scheme
Code
Level
01111......1111
+FS
00000......0000
0 (Ref Level)
10000......0000
–FS
Clock Signals
The DAC and ADC engines in the AD1838 are designed to
operate from a 24.576 MHz internal master clock (IMCLK).
This clock is used to generate 48 kHz and 96 kHz sampling on
the ADC and 48 kHz, 96 kHz and 192 kHz on the DAC,
although the 192 kHz option is only available on one DAC
pair. The stereo replicate feature can be used to copy this
DAC data to the other DACs if required.
To facilitate the use of the different MCLK values, the AD1838
provides a clock scaling feature. The MCLK scaler can be
programmed via the SPI port to scale the MCLK by a factor of
1 (pass-through), 2 (doubling), or scaling by a factor of 2/3. The
default setting of the MCLK scaler is 2, which will generate
48 kHz sampling from a 12.288 MHz MCLK. Additional
sample rates can be achieved by changing the MCLK value.
For example, the CD standard sampling frequency of 44.1 kHz
can be achieved using an 11.2896 kHz MCLK. Figure 2 shows
the internal configuration of the clock scaler and converter engines.
To maintain the highest performance possible, it is recommended
that the clock jitter of the master clock signal be limited to less
than 300 ps rms, measured using the edge-to-edge technique.
Even at these levels, extra noise or tones may appear in the
DAC outputs if the jitter spectrum contains large spectral peaks.
It is highly recommended that the master clock be generated by
an independent crystal oscillator. In addition, it is especially
important that the clock signal should not be passed through an
FPGA or other large digital chip before being applied to the
AD1838. In most cases, this will induce clock jitter due to the
fact that the clock signal is sharing common power and ground
connections with other unrelated digital output signals.


Podobny numer części - AD1838AS

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD1838A AD-AD1838A Datasheet
531Kb / 24P
   2 ADC, 6 DAC, 96KHZ 24 BIT CODEC
REV. A
AD1838A AD-AD1838A Datasheet
537Kb / 24P
   2 ADC, 6 DAC, 96 kHz, 24-Bit Codec
REV. A
AD1838AAS AD-AD1838AAS Datasheet
531Kb / 24P
   2 ADC, 6 DAC, 96KHZ 24 BIT CODEC
REV. A
AD1838AAS-REEL AD-AD1838AAS-REEL Datasheet
531Kb / 24P
   2 ADC, 6 DAC, 96KHZ 24 BIT CODEC
REV. A
AD1838AASZ AD-AD1838AASZ Datasheet
531Kb / 24P
   2 ADC, 6 DAC, 96KHZ 24 BIT CODEC
REV. A
More results

Podobny opis - AD1838AS

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD1838A AD-AD1838A_15 Datasheet
537Kb / 24P
   2 ADC, 6 DAC, 96 kHz, 24-Bit Codec
REV. A
AD1839 AD-AD1839_15 Datasheet
325Kb / 24P
   2 ADC, 6 DAC, 96 kHz, 24-Bit Codec
REV. B
AD1838 AD-AD1838_15 Datasheet
501Kb / 24P
   2 ADC, 6 DAC, 96 kHz, 24-Bit Codec
REV. A
AD1835 AD-AD1835_15 Datasheet
705Kb / 24P
   2 ADC, 8 DAC, 96 kHz, 24-Bit Codec
REV. B
AD1837A AD-AD1837A_15 Datasheet
407Kb / 24P
   2 ADC, 8 DAC, 96 kHz, 24-Bit Codec
REV. A
AD1837 AD-AD1837 Datasheet
523Kb / 24P
   2 ADC, 8 DAC, 96 kHz, 24-Bit Codec
REV. B
AD1839 AD-AD1839 Datasheet
319Kb / 24P
   2 ADC, 6 DAC, 96 kHz, 24-Bit sigma-delta Codec
REV. B
AD1839A AD-AD1839A Datasheet
674Kb / 24P
   2 ADC, 6 DAC, 96 kHz, 24-Bit Sigma-Delta Codec
REV. B
AD1835 AD-AD1835 Datasheet
326Kb / 23P
   2 ADC, 8 DAC, 96 kHz, 24-Bit Codec
REV. PrA
AD1837 AD-AD1837_15 Datasheet
533Kb / 24P
   2 ADC, 8 DAC, 96 kHz, 24-Bit Codec
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com