Zakładka z wyszukiwarką danych komponentów
Selected language     Polish  ▼
Nazwa części
         Szczegóły


GD25B256D Datasheet(Arkusz danych) 45 Page - GigaDevice Semiconductor (Beijing) Inc.

Numer części GD25B256D
Szczegółowy opis  3.3V Uniform Sector Dual and Quad Serial Flash
Pobierz  82 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Producent  GIGADEVICE [GigaDevice Semiconductor (Beijing) Inc.]
Strona internetowa  http://www.gigadevice.com/
Logo 

 45 page
background image
3.3V Uniform Sector
Dual and Quad Serial Flash
GD25B256D
45
Figure 44 32KB Block Erase Sequence Diagram (ADS=0)
Figure 45 32KB Block Erase Sequence Diagram (ADS=1)
Figure 46 32KB Block Erase with 4-Byte Address Sequence Diagram (ADS=0 or ADS=1)
7.19.
64KB Block Erase (BE64 D8H or 4BE64 DCH)
The 64KB Block Erase (BE) command is erased the all data of the chosen block. A Write Enable (WREN) command
must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is
entered by driving CS# low, followed by the command code, and three address Bytes on SI. Any address inside the block
is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.
The 64KB Block Erase command sequence: CS# goes low  sending 64KB Block Erase command  3-Byte address
on SI  CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise
the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle
(whose duration is tBE) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the
value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is
0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.
A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (TB, BP3, BP2, BP1, and
BP0) bits is not executed.
Command
0
1
2
3
4
5
6
7
52H
CS#
SCLK
SI
8
9
37 38 39
MSB
2
1
0
32 Bits Address
31 30
Command
0
1
2
3
4
5
6
7
52H
CS#
SCLK
SI
8
9
29 30 31
MSB
2
1
0
24 Bits Address
23 22
Command
0
1
2
3
4
5
6
7
5CH
CS#
SCLK
SI
8
9
37 38 39
MSB
2
1
0
32 Bits Address
31 30




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82 


Datasheet Download




Link URL

Czy Alldatasheet okazała się pomocna?  [ DONATE ]  

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Dodaj do ulubionych   |   Linki   |   Lista producentów
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl