Zakładka z wyszukiwarką danych komponentów
Selected language     Polish  ▼
Nazwa części
         Szczegóły


GD25B257D Datasheet(Arkusz danych) 9 Page - GigaDevice Semiconductor (Beijing) Inc.

Numer części GD25B257D
Szczegółowy opis  3.3V Uniform Sector Dual and Quad Serial Flash
Pobierz  92 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Producent  GIGADEVICE [GigaDevice Semiconductor (Beijing) Inc.]
Strona internetowa  http://www.gigadevice.com/
Logo 

 9 page
background image
3.3V Uniform Sector
Dual and Quad Serial Flash
GD25B257D
9
4.
DEVICE OPERATION
4.1.
SPI Mode
Standard SPI
The GD25B257D features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#),
Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the
rising edge of SCLK and data shifts out on the falling edge of SCLK.
Dual SPI
The GD25B257D supports Dual SPI operation when using the
“Dual Output Fast Read”, “Dual Output Fast Read with
4-Byte
address”, “Dual I/O Fast Read” and “Dual I/O Fast Read with 4-Byte address” commands (3BH 3CH BBH and BCH).
These commands allow data to be transferred to or from the device at twice the rate of the standard SPI. When using the
Dual SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.
Quad SPI
The GD25B257D supports Quad SPI operation when using
the “Quad Output Fast Read”, “Quad Output Fast Read
with 4-Byte
address”, “Quad I/O Fast Read”, “Quad I/O Fast Read with 4-Byte address” (6BH, 6CH, EBH and ECH)
commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI.
When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1, in addition to IO2 and
IO3 pins. For GD25B257D, QE bit is set to 1 as default and cannot be changed.
DTR Quad SPI
The GD25B257D
supports DTR Quad SPI operation when using the “DTR Quad I/O Fast Read” (EDH and EEH)
command.
These command allow data to be transferred to or from the device at eight times the rate of the standard SPI, and data
output will be latched on both rising and falling edges of the serial clock. When using the DTR Quad SPI command the SI
and SO pins become bidirectional I/O pins: IO0 and IO1, in addition to IO2 and IO3 pins.
4.2.
ECC Function
The ECC Correction Signal (ECS#) pin is provided to the system hardware designers to determine the ECC status
during any Read operation. When the internal ECC engine is disabled (ECC=0 in Status Register), the ECS# pin is also
disabled. When ECC is enabled (ECC=1 in Status Register), the ECS# pin will be pulled low during any 8-Byte Read data
output period in which an ECC event has occurred. Depending on the ECS bit setting in the Extended Register, ECS# pin
can be used to represent either SEC (Single Error Correction) or DED (Double Error Detection). ECC Correction Signal
(ECS#) pin is an Open-Drain connection.




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92 


Datasheet Download




Link URL

Czy Alldatasheet okazała się pomocna?  [ DONATE ]  

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Dodaj do ulubionych   |   Linki   |   Lista producentów
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl