Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

LM2502SQ Arkusz danych(PDF) 10 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Numer części LM2502SQ
Szczegółowy opis  Mobile Pixel Link (MPL) Display Interface Serializer and Deserializer
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  NSC [National Semiconductor (TI)]
Strona internetowa  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM2502SQ Arkusz danych(HTML) 10 Page - National Semiconductor (TI)

Back Button LM2502SQ Datasheet HTML 6Page - National Semiconductor (TI) LM2502SQ Datasheet HTML 7Page - National Semiconductor (TI) LM2502SQ Datasheet HTML 8Page - National Semiconductor (TI) LM2502SQ Datasheet HTML 9Page - National Semiconductor (TI) LM2502SQ Datasheet HTML 10Page - National Semiconductor (TI) LM2502SQ Datasheet HTML 11Page - National Semiconductor (TI) LM2502SQ Datasheet HTML 12Page - National Semiconductor (TI) LM2502SQ Datasheet HTML 13Page - National Semiconductor (TI) LM2502SQ Datasheet HTML 14Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 27 page
background image
Functional Description (Continued)
SERIAL BUS PHASES
There are four bus phases on the MPL serial bus. These are
determined by the state of the MC and MD lines. The MPL
bus phases are shown in Table 3.
TABLE 3. Link Phases
Name
MC State
MDn State
Phase Description
Pre-Phase
Post-Phase
OFF (O)
0
0
Link is Off
A, I or LU
LU
IDLE (I)
A
L
Data is Static (Low)
A or LU
A or O
Active (A)
Data Out
WRITE
A
X
Data Out (Write) — includes
command, Data Out Phases
LU, A, or I
A, I, or O
Data In
READ
A
X
Data In (Read) — includes
command, TA’, Data In, and TA”
phases
LU, A, or I
A, I, or O
LINK-UP
(LU)
Master
H
-
Master initiated Link-Up
O
A, I, or O
Notes on MC/MD Line State:
0 = no current (off)
L = Logic Low — The higher level of current on the MC and MD lines
H = Logic High — The lower level of current on the MC and MD lines
X = Low or High
A = Active Clock
SERIAL BUS START UP TIMING
In the Serial Bus OFF phase, Master transmitters for MD0,
MD1 and MC are turned off such that zero current flows over
the MPL lines. In addition, both the Master and the Slave are
internally held in a low power state. When the PD* input pins
are de-asserted (driven High) the Master enables its PLL
and waits for enough time to pass for its PLL to lock. After the
Master’s PLL is locked (t0 = 4,096 CLK Cycles), the Master
will perform an MPL start up sequence. The Slave will also
power up and await the start up sequence from the Master.
The MPL start up sequence gives the Slave an opportunity to
optimize the current sources in its transceiver to maximize
noise margins. The Master begins the sequence by driving
the MC line logically Low for 11 CLK cycles (t1). During this
part of the sequence the Slave’s transceiver samples the MC
current flow and adjusts itself to interpret that amount of
current as a logical Low. Next the Master drives the MC line
logically HIGH for 11 CLK cycles (t2). On the Low-to-High
transition of the MC – point B – the Slave latches the current
source configuration. This optimized configuration is held as
long as the MPL remains up. Next, the Master drives both
the MC and the MD lines to a logical Low for another 11 CLK
cycles (t3), after which it begins to toggle the MC line at a
rate determined by its PLL Configuration pins. The Master
will continue to toggle the MC line as long as its PD* pin
remains de-asserted (High). At this point the MPL bus may
remain in IDLE phase, enter the ACTIVE phase or return to
the OFF phase. Active data will occur at the Slave output
latency delays (Master + line + Slave) after the data is
applied to the Master input. Possible start points are shown
by the “C” arrow in Figure 6.
After seven subsequent MC cycles the Slave will start tog-
gling its CLK pin at a rate configured by its CLK Divisor pins.
In the Figure 6 example, an IDLE bus phase is shown until
point C, after which the bus is active and the High start bit on
MD initiates the transfer of information.
www.national.com
10


Podobny numer części - LM2502SQ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
LM2502SQ/NOPB TI1-LM2502SQ/NOPB Datasheet
1Mb / 31P
[Old version datasheet]   Mobile Pixel Link Display Interface Serializer and Deserializer
LM2502SQX/NOPB TI1-LM2502SQX/NOPB Datasheet
1Mb / 31P
[Old version datasheet]   Mobile Pixel Link Display Interface Serializer and Deserializer
More results

Podobny opis - LM2502SQ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
National Semiconductor ...
LM2501 NSC-LM2501 Datasheet
302Kb / 14P
   Mobile Pixel Link (MPL) Camera Interface Serializer and Deserializer
logo
Texas Instruments
LM2502 TI1-LM2502 Datasheet
1Mb / 31P
[Old version datasheet]   Mobile Pixel Link Display Interface Serializer and Deserializer
logo
National Semiconductor ...
LM2506 NSC-LM2506 Datasheet
851Kb / 19P
   Low Power Mobile Pixel Link (MPL) Level 0, 18-bit RGB Display Interface Serializer and Deserializer
LM2507 NSC-LM2507 Datasheet
977Kb / 22P
   Low Power Mobile Pixel Link (MPL) Level 0, 16-bit CPU Display interface Serializer and Deserializer
logo
Texas Instruments
LM2512A TI1-LM2512A_15 Datasheet
1Mb / 28P
[Old version datasheet]   Mobile Pixel Link RGB Display Interface Serializer
logo
National Semiconductor ...
LM2512A NSC-LM2512A Datasheet
448Kb / 22P
   Mobile Pixel Link (MPL-1), 24-Bit RGB Display Interface Serializer with Optional Dithering and Look Up Table
logo
Texas Instruments
LM2512ASN TI-LM2512ASN Datasheet
1Mb / 28P
[Old version datasheet]   LM2512A Mobile Pixel Link (MPL-1), 24 Bit RGB Display Interface Serializer with Optional Dithering and Look Up Table
LM4312 TI1-LM4312 Datasheet
934Kb / 25P
[Old version datasheet]   LM4312 Mobile Pixel Link Two (MPL-2), RGB Display Differential Interface Serializer with Optional Dithering and Look Up Table
LM4308 TI1-LM4308 Datasheet
989Kb / 28P
[Old version datasheet]   LM4308 Mobile Pixel Link Two (MPL-2) 18-bit CPU Display Interface Master/Slave
LM4308GR_NOPB TI1-LM4308GR_NOPB Datasheet
1Mb / 33P
[Old version datasheet]   LM4308 Mobile Pixel Link Two (MPL-2) ??18-bit CPU Display Interface Master/Slave
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com