Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

74LV109PW Arkusz danych(PDF) 2 Page - NXP Semiconductors

Numer części 74LV109PW
Szczegółowy opis  Dual JK flip-flop with set and reset; positive-edge trigger
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  PHILIPS [NXP Semiconductors]
Strona internetowa  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74LV109PW Arkusz danych(HTML) 2 Page - NXP Semiconductors

  74LV109PW Datasheet HTML 1Page - NXP Semiconductors 74LV109PW Datasheet HTML 2Page - NXP Semiconductors 74LV109PW Datasheet HTML 3Page - NXP Semiconductors 74LV109PW Datasheet HTML 4Page - NXP Semiconductors 74LV109PW Datasheet HTML 5Page - NXP Semiconductors 74LV109PW Datasheet HTML 6Page - NXP Semiconductors 74LV109PW Datasheet HTML 7Page - NXP Semiconductors 74LV109PW Datasheet HTML 8Page - NXP Semiconductors 74LV109PW Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 12 page
background image
Philips Semiconductors
Product specification
74LV109
Dual JK flip-flop with set and reset; positive-edge trigger
2
1998 Apr 20
853-1986 19255
FEATURES
Optimized for low voltage applications: 1.0 to 3.6 V
Accepts TTL input levels between V
CC = 2.7 V and VCC = 3.6 V
Typical V
OLP (output ground bounce) < 0.8 V at VCC = 3.3 V,
Tamb = 25°C
Typical V
OHV (output VOH undershoot) > 2 V at VCC = 3.3 V,
Tamb = 25°C
Output capability: standard
I
CC category: flip-flops
DESCRIPTION
The 74LV109 is a low-voltage Si-gate CMOS device that is pin and
function compatible with 74HC/HCT109.
The 74LV109 is a dual positive-edge triggered JK-type flip-flop
featuring individual J, K inputs, clock (CP) inputs, set (SD) and reset
(RD) inputs; also complementary Q and Q outputs.
The set and reset are asynchronous active LOW inputs and operate
independently of the clock input.
The J and K inputs control the state changes of the flip-flops as
described in the mode select function table. The J and K inputs must
be stable one set-up time prior to the LOW-to-HIGH clock transition
for predictable operation.
The JK design allows operation as a D-type flip-flop by tying the
J and K inputs together.
Schmitt-trigger action in the clock input makes the circuit highly
tolerant to slower clock rise and fall times.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25°C; tr =tf ≤ 2.5 ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
tPHL/tPLH
Propagation delay
nCP to nQ, nQ
nSD to nQ, nQ
nRD to nQ, nQ
CL = 15 pF;
VCC = 3.3 V
14
12
12
ns
fmax
Maximum clock frequency
77
MHz
CI
Input capacitance
3.5
pF
CPD
Power dissipation capacitance per flip-flop
VI = GND to VCC1
20
pF
NOTE:
1. CPD is used to determine the dynamic power dissipation (PD in µW)
PD = CPD × VCC2 × fi )Σ (CL × VCC2 × fo) where:
fi = input frequency in MHz; CL = output load capacitance in pF;
fo = output frequency in MHz; VCC = supply voltage in V;
Σ (CL × VCC2 × fo) = sum of the outputs.
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
PKG. DWG. #
16-Pin Plastic DIL
–40
°C to +125°C
74LV109 N
74LV109 N
SOT38-4
16-Pin Plastic SO
–40
°C to +125°C
74LV109 D
74LV109 D
SOT109-1
16-Pin Plastic SSOP Type II
–40
°C to +125°C
74LV109 DB
74LV109 DB
SOT338-1
16-Pin Plastic TSSOP Type I
–40
°C to +125°C
74LV109 PW
74LV109PW DH
SOT403-1
PIN CONFIGURATION
SV00517
1R
D
1K
1CP
1S D
V
CC
2R
D
2J
2K
2CP
2S
D
2Q
2Q
1J
1Q
1Q
GND
14
13
12
11
10
9
8
1
2
3
4
5
6
7
16
15
PIN DESCRIPTION
PIN
NUMBER
SYMBOL
FUNCTION
1, 15
1RD, 2RD
Asynchronous reset input
(active LOW)
2, 14, 3, 13
1J, 2J,
1K, 2K
Synchronous inputs; flip-flops 1 and 2
4, 12
1CP, 2CP
Clock input (LOW-to-HIGH,
edge-triggered)
5, 11
1SD, 2SD
Asynchronous set inputs
(active LOW)
6, 10
1Q, 2Q
True flip-flop outputs
7, 9
1Q, 2Q
Complement flip-flop outputs
8
GND
Ground (0 V)
16
VCC
Positive supply voltage


Podobny numer części - 74LV109PW

ProducentNumer częściArkusz danychSzczegółowy opis
logo
NXP Semiconductors
74LV10 PHILIPS-74LV10 Datasheet
113Kb / 10P
   Triple 3-input NAND gate
1998 Apr 20
74LV107 PHILIPS-74LV107 Datasheet
121Kb / 12P
   Dual JK flip-flop with reset; negative-edge trigger
1998 Apr 20
74LV107D PHILIPS-74LV107D Datasheet
121Kb / 12P
   Dual JK flip-flop with reset; negative-edge trigger
1998 Apr 20
74LV107DB PHILIPS-74LV107DB Datasheet
121Kb / 12P
   Dual JK flip-flop with reset; negative-edge trigger
1998 Apr 20
74LV107N PHILIPS-74LV107N Datasheet
121Kb / 12P
   Dual JK flip-flop with reset; negative-edge trigger
1998 Apr 20
More results

Podobny opis - 74LV109PW

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Nexperia B.V. All right...
74HCT109 NEXPERIA-74HCT109 Datasheet
271Kb / 16P
   Dual JK flip-flop with set and reset; positive-edge-trigger
Rev. 5 - 5 August 2021
logo
NXP Semiconductors
74HC109 PHILIPS-74HC109 Datasheet
65Kb / 9P
   Dual JK flip-flop with set and reset; positive-edge trigger
1997 Nov 25
logo
Nexperia B.V. All right...
74HCT109-Q100 NEXPERIA-74HCT109-Q100 Datasheet
257Kb / 16P
   Dual JK flip-flop with set and reset; positive-edge-trigger
Rev. 2 - 1 April 2020
logo
NXP Semiconductors
74LVC109 PHILIPS-74LVC109 Datasheet
103Kb / 10P
   Dual JK flip-flop with set and reset; positive-edge trigger
1998 Apr 28
logo
Nexperia B.V. All right...
74HC109-Q100 NEXPERIA-74HC109-Q100 Datasheet
799Kb / 17P
   Dual JK flip-flop with set and reset; positive-edge-trigger
74HCT112 NEXPERIA-74HCT112 Datasheet
267Kb / 16P
   Dual JK flip-flop with set and reset; negative-edge trigger
Rev. 4 - 11 January 2021
logo
NXP Semiconductors
74HC112 PHILIPS-74HC112 Datasheet
106Kb / 15P
   Dual JK flip-flop with set and reset; negative-edge trigger
1998 Jun 10
logo
Motorola, Inc
MC74HC76 MOTOROLA-MC74HC76 Datasheet
148Kb / 5P
   Dual JK Flip-Flop With Set and Reset
logo
Texas Instruments
CD54HC74 TI-CD54HC74 Datasheet
43Kb / 8P
[Old version datasheet]   Dual D Flip-Flop with Set and Reset Positive-Edge Trigger
CD54HCT74 TI-CD54HCT74 Datasheet
276Kb / 12P
[Old version datasheet]   Dual D Flip-Flop with Set and Reset Positive-Edge Trigger
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com