Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

74LV163PW Arkusz danych(PDF) 2 Page - NXP Semiconductors

Numer części 74LV163PW
Szczegółowy opis  Presettable synchronous 4-bit binary counter; synchronous reset
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  PHILIPS [NXP Semiconductors]
Strona internetowa  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74LV163PW Arkusz danych(HTML) 2 Page - NXP Semiconductors

  74LV163PW Datasheet HTML 1Page - NXP Semiconductors 74LV163PW Datasheet HTML 2Page - NXP Semiconductors 74LV163PW Datasheet HTML 3Page - NXP Semiconductors 74LV163PW Datasheet HTML 4Page - NXP Semiconductors 74LV163PW Datasheet HTML 5Page - NXP Semiconductors 74LV163PW Datasheet HTML 6Page - NXP Semiconductors 74LV163PW Datasheet HTML 7Page - NXP Semiconductors 74LV163PW Datasheet HTML 8Page - NXP Semiconductors 74LV163PW Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 14 page
background image
Philips Semiconductors
Product specification
74LV163
Presettable synchronous 4-bit binary counter;
synchronous reset
2
1998 Apr 30
853–1916 19318
FEATURES
Optimized for low voltage applications: 1.0 to 3.6 V
Accepts TTL input levels between V
CC = 2.7 V and VCC = 3.6 V
Typical V
OLP (output ground bounce) < 0.8 V at VCC = 3.3 V,
Tamb = 25°C
Typical V
OHV (output VOH undershoot) > 2 V at VCC = 3.3 V,
Tamb = 25°C
Synchronous counting and loading
Two count enable inputs for n-bit cascading
Positive-edge triggered clock
Synchronous reset
Output capability: standard
I
CC category: MSI
DESCRIPTION
The 74LV163 is a low-voltage Si-gate CMOS device and is pin and
function compatible with 74HC/HCT163.
The 74LV163 is a synchronous presettable binary counter which
features an internal look-head carry and can be used for high-speed
counting. Synchronous operation is provided by having all flip-flops
clocked simultaneously on the positive-going edge of the clock (CP).
The outputs (Q0 to Q3) of the counters may be preset to a HIGH or
LOW level. A LOW level at the parallel enable input (PE) disables the
counting action and causes the data at the data inputs (D0 to D3) to be
loaded into the counter on the positive-going edge of the clock
(providing that the set-up and hold time requirements for PE are met).
Preset takes place regardless of the levels at count enable inputs
(CEP and CET). A low level at the master reset input (MR) sets all
four outputs of the flip-flops (Q0 to Q3) to LOW level after the next
positive-going transition on the clock (CP) input (provided that the
set-up and hold time requirements for MR are met).
This action occurs regardless of the levels at PE, CET and CEP
inputs. This synchronous reset feature enables the designer to
modify the maximum count with only one external NAND gate. The
look ahead carry simplifies serial cascading of the counters. Both
count enable inputs (CEP and CET) must be HIGH to count. The
CET input is fed forward to enable the terminal count output (TC).
The TC output thus enabled will produce a HIGH output pulse of a
duration approximately equal to a HIGH level output of Q0. This
pulse can be used to enable the next cascading stage. The
maximum clock frequency for the cascaded counters is determined
by the CP to TC propagation delay and CEP to CP set-up time,
according to the following formula:
fmax
+
1
tp
(max) (CP to TC) ) tsu(CEP to CP)
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25°C; tr = tf ≤ 2.5 ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
tPHL/tPLH
Propagation delay
CP to Qn
CP to TC
CET to TC
CL = 15 pF;
VCC = 3.3 V
15
18
9
ns
fmax
Maximum clock frequency
77
MHz
CI
Input capacitance
3.5
pF
CPD
Power dissipation capacitance per gate
VI = GND to VCC1
25
pF
NOTES:
1. CPD is used to determine the dynamic power dissipation (PD in µW)
PD = CPD × VCC2 × fi ) (CL × VCC2 × fo) where:
fi = input frequency in MHz; CL = output load capacitance in pF;
fo = output frequency in MHz; VCC = supply voltage in V;
(CL × VCC2 × fo) = sum of the outputs.
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
PKG. DWG. #
16-Pin Plastic DIL
–40
°C to +125°C
74LV163 N
74LV163 N
SOT38-4
16-Pin Plastic SO
–40
°C to +125°C
74LV163 D
74LV163 D
SOT109-1
16-Pin Plastic SSOP Type II
–40
°C to +125°C
74LV163 DB
74LV163 DB
SOT338-1
16-Pin Plastic TSSOP Type I
–40
°C to +125°C
74LV163 PW
74LV163PW DH
SOT403-1


Podobny numer części - 74LV163PW

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
74LV163A TI-74LV163A Datasheet
498Kb / 20P
[Old version datasheet]   4BIT SYNCHRONOUS BINARY
More results

Podobny opis - 74LV163PW

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Nexperia B.V. All right...
74HCT163 NEXPERIA-74HCT163 Datasheet
309Kb / 20P
   Presettable synchronous 4-bit binary counter; synchronous reset
Rev. 5 - 12 October 2018
logo
NXP Semiconductors
74HC163 PHILIPS-74HC163 Datasheet
86Kb / 11P
   Presettable synchronous 4-bit binary counter; synchronous reset
December 1990
logo
Nexperia B.V. All right...
74LVC163 NEXPERIA-74LVC163 Datasheet
295Kb / 18P
   Presettable synchronous 4-bit binary counter; synchronous reset
Rev. 7 - 19 April 2021
74HC163-Q100 NEXPERIA-74HC163-Q100 Datasheet
294Kb / 19P
   Presettable synchronous 4-bit binary counter; synchronous reset
logo
NXP Semiconductors
74LVC163 PHILIPS-74LVC163 Datasheet
115Kb / 12P
   Presettable synchronous 4-bit binary counter; synchronous reset
1998 May 20
logo
Nexperia B.V. All right...
74HCT163-Q100 NEXPERIA-74HCT163-Q100 Datasheet
292Kb / 19P
   Presettable synchronous 4-bit binary counter; synchronous reset
Rev. 2 - 12 October 2018
logo
NXP Semiconductors
74HC161 PHILIPS-74HC161 Datasheet
83Kb / 12P
   Presettable synchronous 4-bit binary counter; asynchronous reset
December 1990
74LV161 PHILIPS-74LV161 Datasheet
148Kb / 16P
   Presettable synchronous 4-bit binary counter; asynchronous reset
1997 May 15
logo
Nexperia B.V. All right...
74HC161-Q100 NEXPERIA-74HC161-Q100 Datasheet
272Kb / 17P
   Presettable synchronous 4-bit binary counter; asynchronous reset
74HC161 NEXPERIA-74HC161 Datasheet
279Kb / 17P
   Presettable synchronous 4-bit binary counter; asynchronous reset
Rev. 5 - 16 March 2021
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com