Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

74LV377DB Arkusz danych(PDF) 2 Page - NXP Semiconductors

Numer części 74LV377DB
Szczegółowy opis  Octal D-type flip-flop with data enable; positive edge-trigger
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  PHILIPS [NXP Semiconductors]
Strona internetowa  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74LV377DB Arkusz danych(HTML) 2 Page - NXP Semiconductors

  74LV377DB Datasheet HTML 1Page - NXP Semiconductors 74LV377DB Datasheet HTML 2Page - NXP Semiconductors 74LV377DB Datasheet HTML 3Page - NXP Semiconductors 74LV377DB Datasheet HTML 4Page - NXP Semiconductors 74LV377DB Datasheet HTML 5Page - NXP Semiconductors 74LV377DB Datasheet HTML 6Page - NXP Semiconductors 74LV377DB Datasheet HTML 7Page - NXP Semiconductors 74LV377DB Datasheet HTML 8Page - NXP Semiconductors 74LV377DB Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 12 page
background image
Philips Semiconductors
Product specification
74LV377
Octal D-type flip-flop with data enable;
positive edge-trigger
2
1998 Jun 10
853–1935 19545
FEATURES
Optimized for Low Voltage applications: 1.0 to 3.6V
Accepts TTL input levels between V
CC = 2.7V and VCC = 3.6V
Typical V
OLP (output ground bounce) t 0.8V @ VCC = 3.3V,
Tamb = 25°C
Typical V
OHV (output VOH undershoot) u 2V @ VCC = 3.3V,
Tamb = 25°C
Ideal for addressable register applications
Data enable for address and data synchronization applications
Eight positive-edge triggered D-type flip-flops
Output capability: standard
I
CC category: MSI
DESCRIPTION
The 74LV377 is a low–voltage CMOS device and is pin and function
compatible with 74HC/HCT377.
The 74LV377 has eight edge-triggered, D-type flip-flops with
individual D inputs and Q outputs. A common clock (CP) input loads
all flip-flops simultaneously when the data enable (E) is LOW. The
state of each D input, one set-up time before the LOW-to-HIGH
clock transition, is transferred to the corresponding output (Qn) of
the flip-flop. The E input must be stable only one set-up time prior to
the LOW-to-HIGH transition for predictable operation.
QUICK REFERENCE DATA
GND = 0V; Tamb = 25°C; tr = tf v2.5 ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
tPHL/tPLH
Propagation delay
CP to Qn
CL = 15pF
V
33V
13
ns
fmax
Maximum clock frequency
VCC = 3.3V
77
MHz
CI
Input capacitance
3.5
pF
CPD
Power dissipation capacitance per flip-flop
Notes 1 and 2
20
pF
NOTES:
1. CPD is used to determine the dynamic power dissipation (PD in µW)
PD = CPD
VCC2
fi )S (CL
VCC2
fo) where:
fi = input frequency in MHz; CL = output load capacity in pF;
fo = output frequency in MHz; VCC = supply voltage in V;
S (CL
VCC2
fo) = sum of the outputs.
2. The condition is VI = GND to VCC
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
PKG. DWG. #
20-Pin Plastic DIL
–40
°C to +125°C
74LV377 N
74LV377 N
SOT146-1
20-Pin Plastic SO
–40
°C to +125°C
74LV377 D
74LV377 D
SOT163-1
20-Pin Plastic SSOP Type II
–40
°C to +125°C
74LV377 DB
74LV377 DB
SOT339-1
20-Pin Plastic TSSOP Type I
–40
°C to +125°C
74LV377 PW
74LV377PW DH
SOT360-1
PIN DESCRIPTION
PIN
NUMBER
SYMBOL
FUNCTION
1
E
Data enable input (active-LOW)
2, 5, 6, 9, 12,
15, 16, 19
Q0 to Q7
flip-flop outputs
3, 4, 7, 8, 13,
14, 17, 18
D0 to D7
Data inputs
10
GND
Ground (0V)
11
CP
Clock input
(LOW-to-HIGH, edge-triggered)
20
VCC
Positive supply voltage
FUNCTION TABLE
OPERATING MODES
INPUTS
OUTPUTS
OPERATING MODES
CP
E
Dn
Qn
Load ‘‘1’’
l
h
H
Load ‘‘0’’
l
l
L
Hold (do nothing)
X
h
H
X
X
No change
No change
H
= HIGH voltage level
h
= HIGH voltage level one set-up time prior to the
LOW-to-HIGH CP transition
L
= LOW voltage level
l
= LOW voltage level one set-up time prior to the
LOW-to-HIGH CP transition
= LOW–to–HIGH CP transition
X
= Don’t care


Podobny numer części - 74LV377DB

ProducentNumer częściArkusz danychSzczegółowy opis
logo
NXP Semiconductors
74LV373 PHILIPS-74LV373 Datasheet
123Kb / 12P
   Octal D-type transparent latch 3-State
1998 Jun 10
logo
System Logic Semiconduc...
74LV373 SLS-74LV373 Datasheet
47Kb / 8P
   OCTAL D-TYPE TRANSPARENT LATCH(3-State)
logo
NXP Semiconductors
74LV373D PHILIPS-74LV373D Datasheet
123Kb / 12P
   Octal D-type transparent latch 3-State
1998 Jun 10
74LV373DB PHILIPS-74LV373DB Datasheet
123Kb / 12P
   Octal D-type transparent latch 3-State
1998 Jun 10
74LV373N PHILIPS-74LV373N Datasheet
123Kb / 12P
   Octal D-type transparent latch 3-State
1998 Jun 10
More results

Podobny opis - 74LV377DB

ProducentNumer częściArkusz danychSzczegółowy opis
logo
NXP Semiconductors
74AHC377 PHILIPS-74AHC377 Datasheet
101Kb / 20P
   Octal D-type flip-flop with data enable; positive-edge trigger
2000 Aug 15
logo
Nexperia B.V. All right...
74AHCT377 NEXPERIA-74AHCT377 Datasheet
601Kb / 16P
   Octal D-type flip-flop with data enable; positive-edge trigger
Rev. 02 - 12 June 2008
logo
List of Unclassifed Man...
74HC377 ETC1-74HC377 Datasheet
219Kb / 5P
   OCTAL D-TYPE FLIP-FLOP WITH DATA ENABLE POSITIVE EDGE TRIGGER
logo
Nexperia B.V. All right...
74LVC377 NEXPERIA-74LVC377 Datasheet
236Kb / 12P
   Octal D-type flip-flop with data enable; positive-edge trigger
Rev. 7 - 27 August 2021
logo
NXP Semiconductors
74HCHCT377 PHILIPS-74HCHCT377 Datasheet
64Kb / 7P
   Octal D-type flip-flop with data enable; positive-edge trigger
December 1990
logo
Nexperia B.V. All right...
74HCT377 NEXPERIA-74HCT377 Datasheet
256Kb / 15P
   Octal D-type flip-flop with data enable; positive-edge trigger
Rev. 5 - 25 February 2021
74AHC377-Q100 NEXPERIA-74AHC377-Q100 Datasheet
744Kb / 17P
   Octal D-type flip-flop with data enable; positive-edge trigger
logo
NXP Semiconductors
74HC377 PHILIPS-74HC377 Datasheet
60Kb / 7P
   Octal D-type flip-flop with data enable; positive-edge trigger
December 1990
74LVC377 PHILIPS-74LVC377 Datasheet
95Kb / 10P
   Octal D-type flip-flop with data enable; positive-edge trigger
1998 Jul 29
74AHC377 NXP-74AHC377_08 Datasheet
100Kb / 16P
   Octal D-type flip-flop with data enable; positive-edge trigger
Rev. 02-12 June 2008
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com