MYSON
TECHNOLOGY
MTV112A
(Rev 1.9)
MTV112A Revision 1.9 05/18/2001
6/20
DA4
24h (r/w) DA4b7
DA4b6
DA4b5
DA4b4
DA4b3
DA4b2
DA4b1
DA4b0
DA5
25h (r/w) DA5b7
DA5b6
DA5b5
DA5b4
DA5b3
DA5b2
DA5b1
DA5b0
DA6
26h (r/w) DA6b7
DA6b6
DA6b5
DA6b4
DA6b3
DA6b2
DA6b1
DA6b0
DA7
27h (r/w) DA7b7
DA7b6
DA7b5
DA7b4
DA7b3
DA7b2
DA7b1
DA7b0
DA8
28h (r/w) DA8b7
DA8b6
DA8b5
DA8b4
DA8b3
DA8b2
DA8b1
DA8b0
DA9
29h (r/w) DA9b7
DA9b6
DA9b5
DA9b4
DA9b3
DA9b2
DA9b1
DA9b0
DA10
2Ah (r/w) DA10b7 DA10b6 DA10b5 DA10b4 DA10b3 DA10b2 DA10b1 DA10b0
DA11
2Bh (r/w) DA11b7 DA11b6 DA11b5 DA11b4 DA11b3 DA11b2 DA11b1 DA11b0
DA12
2Ch (r/w) DA12b7 DA12b6 DA12b5 DA12b4 DA12b3 DA12b2 DA12b1 DA12b0
DA13
2Dh (r/w) DA13b7 DA13b6 DA13b5 DA13b4 DA13b3 DA13b2 DA13b1 DA13b0
WDT
80h
WEN
WCLR
CLRDDC DIV253
DACK
WDT2
WDT1
WDT0
DA0 (r/w) :
The output pulse width control for DA0.
DA1 (r/w) :
The output pulse width control for DA1.
DA2 (r/w) :
The output pulse width control for DA2.
DA3 (r/w) :
The output pulse width control for DA3.
DA4 (r/w) :
The output pulse width control for DA4.
DA5 (r/w) :
The output pulse width control for DA5.
DA6 (r/w) :
The output pulse width control for DA6.
DA7 (r/w) :
The output pulse width control for DA7.
DA8 (r/w) :
The output pulse width control for DA8.
DA9 (r/w) :
The output pulse width control for DA9.
DA10 (r/w) :
The output pulse width control for DA10.
DA11 (r/w) :
The output pulse width control for DA11.
DA12 (r/w) :
The output pulse width control for DA12.
DA13 (r/w) :
The output pulse width control for DA13.
WDT (w) :
Watchdog timer & special control bit.
DIV253 = 1
→ The PWM DAC outputs frequency is (PWM clk frequency)/253.
= 0
→ The PWM DAC output frequency is Xtal frequency/256.
DACK
= 1
→ The PWM clk frequency is 2 x (X’tal frequency).
= 0
→ The PWM clk frequency is (X’tal frequency).
*1. All D/A converters are centered with value 80h after power-on.
4. H/V SYNC Processing
The H/V SYNC processing block performs the functions of composite signal separation, SYNC input
presence check, frequency counting, and polarity detection and control, as well as the protection of VBLANK
output while VSYNC speeds up to a high DDC communication clock rate. The present and frequency
function block treat any pulse less than one OSC period as noise.
4.1 Composite SYNC Separation
MTV112A continuously monitors the input HSYNC. If the vertical SYNC pulse can be extracted from the
input, a CVpre flag is set and the user can select the extracted "CVSYNC" for the source of polarity check,
frequency count and VBLANK. The CVSYNC will have a 10-16 us delay compared to the original signal. The
delay depends on the OSC frequency and composite mix method.
4.2 H/V Frequency Counter
MTV112A can discriminate HSYNC/VSYNC frequency and saves the information in XFRs. The 15-bit
Hcounter counts the time of the 64xHSYNC period, but only 11 upper bits are loaded into the
HCNTH/HCNTL latch. The 11-bit output value is {2/H-Freq} / {1/OSC-Freq}, updated once per
VSYNC/CVSYNC period when VSYNC/CVSYNC is present or continuously updated when VSYNC/CVSYNC
is not present. The 14-bit Vcounter counts the time between 2 VSYNC pulses, but only 9 upper bits are