Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

PD128G90VF Arkusz danych(PDF) 4 Page - Advanced Micro Devices

Numer części PD128G90VF
Szczegółowy opis  128 Megabit (8 M x 16-Bit/4 M x 32-Bit) CMOS 3.0 Volt-only, Simultaneous Read/ Write Flash Memory with VersatileIOTM Control
Download  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AMD [Advanced Micro Devices]
Strona internetowa  http://www.amd.com
Logo AMD - Advanced Micro Devices

PD128G90VF Arkusz danych(HTML) 4 Page - Advanced Micro Devices

  PD128G90VF Datasheet HTML 1Page - Advanced Micro Devices PD128G90VF Datasheet HTML 2Page - Advanced Micro Devices PD128G90VF Datasheet HTML 3Page - Advanced Micro Devices PD128G90VF Datasheet HTML 4Page - Advanced Micro Devices PD128G90VF Datasheet HTML 5Page - Advanced Micro Devices PD128G90VF Datasheet HTML 6Page - Advanced Micro Devices PD128G90VF Datasheet HTML 7Page - Advanced Micro Devices PD128G90VF Datasheet HTML 8Page - Advanced Micro Devices PD128G90VF Datasheet HTML 9Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 71 page
background image
October 28, 2004
Am29PDL128G
3
P R E L IM IN A R Y
GENERAL DESCRIPTION
The Am29PDL128G is a 128 Mbit, 3.0 volt-only Page Mode
and Simultaneous Read/Write Flash memory device orga-
nized as 8 Mwords or 4 M double words (One word is equal
to two bytes). The device is offered in an 80-ball Fortified
BGA package. The word-wide data (x16) appears on
DQ15-DQ0; the double word mode data (x32) appears on
DQ31-DQ0. This device can be programmed in-system or in
standard EPROM programmers. A 12.0 V V
PP is not required
for write or erase operations.
The device offers fast page access times of 25 and 30 ns,
with corresponding random access times of 70 and 80 ns,
respectively, allowing high speed microprocessors to oper-
ate without wait states. To eliminate bus contention the de-
vice has separate chip enable (CE#), write enable (WE#)
and output enable (OE#) controls.
Simultaneous Read/Write Operation with
Zero Latency
The Simultaneous Read/Write architecture provides simul-
taneous operation by dividing the memory space into 4
banks, which can be considered to be four separate memory
arrays as far as certain operations are concerned. The de-
vice can improve overall system performance by allowing a
host system to program or erase in one bank, then immedi-
ately and simultaneously read from another bank with zero
latency (with 2 simultaneous operations operating at any one
time). This releases the system from waiting for the comple-
tion of a program or erase operation, greatly improving sys-
tem performance.
The device can be organized in both top and bottom sector
configurations (see Table 1).
Page Mode Features
The device is AC timing, input/output, and package compat-
ible with 8 Mbit x16 page mode mask ROM. The page size
is 8 words or 4 double words.
After initial page access is accomplished, the page mode op-
eration provides fast read access speed of random locations
within that page.
Standard Flash Memory Features
The device requires a single 3.0 volt power supply (2.7 V
to 3.6 V) for both read and write functions. Internally gener-
ated and regulated voltages are provided for the program
and erase operations.
The device is entirely command set compatible with the
JEDEC 42.4 single-power-supply Flash standard. Com-
mands are written to the command register using standard
microprocessor write timing. Register contents serve as in-
puts to an internal state-machine that controls the erase and
programming circuitry. Write cycles also internally latch ad-
dresses and data needed for the programming and erase
operations. Reading data out of the device is similar to read-
ing from other Flash or EPROM devices.
Device programming occurs by executing the program com-
mand sequence. The Unlock Bypass mode facilitates faster
programming times by requiring only two write cycles to pro-
gram data instead of four. Device erasure occurs by execut-
ing the erase command sequence.
The host system can detect whether a program or erase op-
eration is complete by reading the DQ7 (Data# Polling) and
DQ6 (toggle) status bits. After a program or erase cycle has
been completed, the device is ready to read array data or ac-
cept another command.
The sector erase architecture allows memory sectors to be
erased and reprogrammed without affecting the data con-
tents of other sectors. The device is fully erased when
shipped from the factory.
Hardware data protection measures include a low V
CC de-
tector that automatically inhibits write operations during
power transitions. The hardware sector protection feature
disables both program and erase operations in any combina-
tion of sectors of memory. This can be achieved in-system or
via programming equipment.
The Erase Suspend/Erase Resume feature enables the
user to put erase on hold for any period of time to read data
from, or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved. If a
read is needed from the SecSi Sector area (One Time Pro-
gram area) after an erase suspend, then the user must use
the proper command sequence to enter and exit this region.
The device offers two power-saving features. When ad-
dresses have been stable for a specified amount of time, the
device enters the automatic sleep mode. The system can
also place the device into the standby mode. Power con-
sumption is greatly reduced in both these modes.
AMD’s Flash technology combined years of Flash memory
manufacturing experience to produce the highest levels of
quality, reliability and cost effectiveness. The device electri-
cally erases all bits within a sector simultaneously via
Fowler-Nordheim tunneling. The data is programmed using
hot electron injection.
Bank/Sector Sizes
Bank
Number of
Sectors
Sector Size
(Word/Dbl.
Word)
Bank Size
1
84/2
16 Mbit
31
32/16
2
96
32/16
48 Mbit
3
96
32/16
48 Mbit
4
84/2
16 Mbit
31
32/16


Podobny numer części - PD128G90VF

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Clare, Inc.
PD1201 CLARE-PD1201 Datasheet
321Kb / 4P
   AC Solid State Relays
PD1201 CLARE-PD1201 Datasheet
101Kb / 5P
   AC Power Switch
logo
IXYS Corporation
PD1201 IXYS-PD1201 Datasheet
91Kb / 5P
   AC Power Switch
logo
Clare, Inc.
PD1201 CLARE-PD1201_10 Datasheet
101Kb / 5P
   AC Power Switch
logo
List of Unclassifed Man...
PD121SL1 ETC2-PD121SL1 Datasheet
527Kb / 21P
   TFT-LCD module
More results

Podobny opis - PD128G90VF

ProducentNumer częściArkusz danychSzczegółowy opis
logo
SPANSION
AM29PDL128G SPANSION-AM29PDL128G Datasheet
1Mb / 69P
   128 Megabit (8 M x 16-Bit/4 M x 32-Bit) CMOS 3.0 Volt-only, Simultaneous Read/ Write Flash Memory with VersatileIO Control
AM75PDL191CHHA SPANSION-AM75PDL191CHHA Datasheet
2Mb / 129P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
AM75PDL191CHH_0402 SPANSION-AM75PDL191CHH_0402 Datasheet
2Mb / 136P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
AM75PDL191BHHA SPANSION-AM75PDL191BHHA Datasheet
1Mb / 129P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
logo
Advanced Micro Devices
AM29PDL127H AMD-AM29PDL127H Datasheet
991Kb / 68P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIOTM Control
AM29PDL640G AMD-AM29PDL640G Datasheet
1Mb / 61P
   64 Megabit (4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory with Enhanced VersatileIOTM Control
logo
SPANSION
S29JL032H SPANSION-S29JL032H_09 Datasheet
1Mb / 61P
   32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
logo
Advanced Micro Devices
AM29DL640G AMD-AM29DL640G Datasheet
1Mb / 52P
   64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
logo
SPANSION
AM29DL640H SPANSION-AM29DL640H_05 Datasheet
1Mb / 54P
   64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
S29JL064H SPANSION-S29JL064H Datasheet
1Mb / 64P
   64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com