Zakładka z wyszukiwarką danych komponentów |
|
M41ST85Y Arkusz danych(PDF) 11 Page - STMicroelectronics |
|
M41ST85Y Arkusz danych(HTML) 11 Page - STMicroelectronics |
11 / 34 page 11/34 M41ST85Y, M41ST85W Figure 13. Alternate READ Mode Sequence WRITE Mode In this mode the master transmitter transmits to the M41ST85Y/W slave receiver. Bus protocol is shown in Figure 14., page 11. Following the START condition and slave address, a logic '0' (R/ W=0) is placed on the bus and indicates to the ad- dressed device that word address An will follow and is to be written to the on-chip address pointer. The data word to be written to the memory is strobed in next and the internal address pointer is incremented to the next memory location within the RAM on the reception of an acknowledge clock. The M41ST85Y/W slave receiver will send an acknowledge clock to the master transmitter af- ter it has received the slave address (see Figure 11., page 10) and again after it has received the word address and each data byte. Figure 14. WRITE Mode Sequence AI00895 BUS ACTIVITY: S P SDA LINE BUS ACTIVITY: MASTER DATA n DATA n+1 DATA n+X SLAVE ADDRESS AI00591 BUS ACTIVITY: S P SDA LINE BUS ACTIVITY: MASTER DATA n DATA n+1 DATA n+X WORD ADDRESS (An) SLAVE ADDRESS |
Podobny numer części - M41ST85Y |
|
Podobny opis - M41ST85Y |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |