Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

LM2507SQ Arkusz danych(PDF) 7 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Numer części LM2507SQ
Szczegółowy opis  Low Power Mobile Pixel Link (MPL) Level 0, 16-bit CPU Display interface Serializer and Deserializer
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  NSC [National Semiconductor (TI)]
Strona internetowa  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM2507SQ Arkusz danych(HTML) 7 Page - National Semiconductor (TI)

Back Button LM2507SQ Datasheet HTML 3Page - National Semiconductor (TI) LM2507SQ Datasheet HTML 4Page - National Semiconductor (TI) LM2507SQ Datasheet HTML 5Page - National Semiconductor (TI) LM2507SQ Datasheet HTML 6Page - National Semiconductor (TI) LM2507SQ Datasheet HTML 7Page - National Semiconductor (TI) LM2507SQ Datasheet HTML 8Page - National Semiconductor (TI) LM2507SQ Datasheet HTML 9Page - National Semiconductor (TI) LM2507SQ Datasheet HTML 10Page - National Semiconductor (TI) LM2507SQ Datasheet HTML 11Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 22 page
background image
Functional Description (Continued)
Data is strobed out on the rising edge by the Slave for a CPU
READ as shown in Figure 5. The Master monitors for the
start bit transition (High to Low) and selects the best strobe
to sample the incoming data on. This is done to account for
the round trip delay of the interconnect and application data
rate.
SERIAL BUS PHASES
There are four bus phases on the MPL serial bus. These are
determined by the state of the MC and MD lines. The MPL
bus phases are shown in Table 1.
The LM2507 supports MPL Level 0 Enhanced Protocol with
a Class 0 PHY.
TABLE 1. Link Phases
Name
MC State
MDn State
Phase Description
Pre-Phase
Post-Phase
OFF (O)
0
0
Link is Off
A, I or LU
LU
IDLE (I)
A
H
Data is Static (High)
A or LU
A or O
ACTIVE(A)
Data Out
WRITE
A
X
Data Out (Write) — includes
command, Data Out Phases
LU, A, or I
A, I, or O
Data In
READ
A
X
Data In (Read) — includes
command, TA’, Data In, and TA”
phases
LU, A, or I
A, I, or O
LINK-UP (LU)
H
-
Master initiated Link-Up
O
A, I, or O
Notes on MC/MD Line State:
0 = no current (off)
L = Logic Low — The higher level of current on the MC and MD lines
H = Logic High — The lower level of current on the MC and MD lines
X = Low or High
A = Active Clock
SERIAL BUS START UP TIMING
In the Serial Bus OFF phase, Master transmitters for MD0,
MD1 and MC are turned off such that zero current flows over
the MPL lines. In addition, both the Master and the Slave are
internally held in a low power state. When the PD* input pins
are de-asserted (driven High) the Master enables its PLL
and waits for enough time to pass for its PLL to lock. After the
Master’s PLL is locked (t0 = 4,096 CLK Cycles), the Master
will perform an MPL start up sequence. The Slave will also
power up and await the start up sequence from the Master.
The MPL start up sequence gives the Slave an opportunity to
optimize the current sources in its transceiver to maximize
noise margins. The Master begins the sequence by driving
the MC line logically Low for 180 MC cycles (t1). At this point,
the Slave’s transceiver samples the MC current flow and
adjusts itself to interpret that amount of current as a logical
Low. Next the Master drives the MC line logically HIGH for
180 MC cycles (t2). The optimized current configuration is
held as long as the MPL remains active. Next, the Master
drives both the MC and the MD lines to a logical Low for
another 180 MC cycles (t3), after which it begins to toggle
the MC line at a rate determined by its PLL setting. The
Master will continue to toggle the MC line as long as its PD*
pin remains de-asserted (High). At this point the MPL bus
may remain in IDLE phase, enter the ACTIVE phase or
return to the OFF phase. Active data will occur at the Slave
output latency delays (Master + line + Slave) after the data is
applied to the Master input. A possible start point is shown by
the “C” in Figure 6.
In the Figure 6 example, an IDLE bus phase is shown until
point C, after which the bus is active and the High start bit on
MD initiates the transfer of information.
20186003
FIGURE 4. Dual Link Timing (WRITE)
20186004
FIGURE 5. Dual Link Timing (READ)
www.national.com
7


Podobny numer części - LM2507SQ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
STMicroelectronics
LM250 STMICROELECTRONICS-LM250 Datasheet
103Kb / 7P
   THREE-TERMINAL 3 A ADJUSTABLE VOLTAGE REGULATORS
March 1993
logo
National Semiconductor ...
LM25005 NSC-LM25005 Datasheet
760Kb / 21P
   42V, 2.5A STEP-DOWN SWITCHING REGULATOR
LM25005 NSC-LM25005 Datasheet
414Kb / 22P
   42V, 2.5A Step-Down Switching Regulator
logo
Texas Instruments
LM25005 TI-LM25005 Datasheet
949Kb / 28P
[Old version datasheet]   LM25005 42V, 2.5A Step-Down Switching Regulator
logo
National Semiconductor ...
LM25005MH NSC-LM25005MH Datasheet
760Kb / 21P
   42V, 2.5A STEP-DOWN SWITCHING REGULATOR
More results

Podobny opis - LM2507SQ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
National Semiconductor ...
LM2502 NSC-LM2502 Datasheet
1Mb / 27P
   Mobile Pixel Link (MPL) Display Interface Serializer and Deserializer
LM2506 NSC-LM2506 Datasheet
851Kb / 19P
   Low Power Mobile Pixel Link (MPL) Level 0, 18-bit RGB Display Interface Serializer and Deserializer
LM2501 NSC-LM2501 Datasheet
302Kb / 14P
   Mobile Pixel Link (MPL) Camera Interface Serializer and Deserializer
logo
Texas Instruments
LM2502 TI1-LM2502 Datasheet
1Mb / 31P
[Old version datasheet]   Mobile Pixel Link Display Interface Serializer and Deserializer
LM4308 TI1-LM4308 Datasheet
989Kb / 28P
[Old version datasheet]   LM4308 Mobile Pixel Link Two (MPL-2) 18-bit CPU Display Interface Master/Slave
LM2512A TI1-LM2512A_15 Datasheet
1Mb / 28P
[Old version datasheet]   Mobile Pixel Link RGB Display Interface Serializer
LM4308GR_NOPB TI1-LM4308GR_NOPB Datasheet
1Mb / 33P
[Old version datasheet]   LM4308 Mobile Pixel Link Two (MPL-2) ??18-bit CPU Display Interface Master/Slave
logo
National Semiconductor ...
LM2512A NSC-LM2512A Datasheet
448Kb / 22P
   Mobile Pixel Link (MPL-1), 24-Bit RGB Display Interface Serializer with Optional Dithering and Look Up Table
LM2512 NSC-LM2512 Datasheet
903Kb / 22P
   Mobile Pixel Link Level 0, 24-Bit RGB Display Interface Serializer with Dithering and Look Up Table Option
logo
Texas Instruments
LM2512ASN TI-LM2512ASN Datasheet
1Mb / 28P
[Old version datasheet]   LM2512A Mobile Pixel Link (MPL-1), 24 Bit RGB Display Interface Serializer with Optional Dithering and Look Up Table
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com