Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7190 Arkusz danych(PDF) 5 Page - Analog Devices

Numer części AD7190
Szczegółowy opis  4.8 kHz Ultra-Low Noise 24-Bit Sigma-Delta ADC with PGA
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7190 Arkusz danych(HTML) 5 Page - Analog Devices

  AD7190 Datasheet HTML 1Page - Analog Devices AD7190 Datasheet HTML 2Page - Analog Devices AD7190 Datasheet HTML 3Page - Analog Devices AD7190 Datasheet HTML 4Page - Analog Devices AD7190 Datasheet HTML 5Page - Analog Devices AD7190 Datasheet HTML 6Page - Analog Devices AD7190 Datasheet HTML 7Page - Analog Devices AD7190 Datasheet HTML 8Page - Analog Devices AD7190 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 21 page
background image
Preliminary Technical Data
AD7190
Rev.PrD 7/08 | Page 5
TIMING CHARACTERISTICS
AVDD = 3 V to 5.25 V; DVDD = 2.7 V to 5.25 V; GND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = DVDD, unless otherwise noted.
Table 2.
Parameter1, 2
Limit at TMIN, TMAX (B Version)
Unit
Conditions/Comments
t3
100
ns min
SCLK high pulse width
t4
100
ns min
SCLK low pulse width
Read Operation
t1
0
ns min
CS falling edge to DOUT/RDY active time
60
ns max
DVDD = 4.75 V to 5.25 V
80
ns max
DVDD = 2.7 V to 3.6 V
t23
0
ns min
SCLK active edge to data valid delay4
60
ns max
DVDD = 4.75 V to 5.25 V
80
ns max
DVDD = 2.7 V to 3.6 V
t55, 6
10
ns min
Bus relinquish time after CS inactive edge
80
ns max
t6
0
ns min
SCLK inactive edge to CS inactive edge
t7
10
ns min
SCLK inactive edge to DOUT/RDY high
Write Operation
t8
0
ns min
CS falling edge to SCLK active edge setup time4
t9
30
ns min
Data valid to SCLK edge setup time
t10
25
ns min
Data valid to SCLK edge hold time
t11
0
ns min
CS rising edge to SCLK edge hold time
1 Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.6 V.
2 See Figure 3 and Figure 4.
3 These numbers are measured with the load circuit shown in Figure 2 and defined as the time required for the output to cross the VOL or VOH limits.
4 SCLK active edge is falling edge of SCLK.
5 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit shown in Figure 2. The measured number
is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the
true bus relinquish times of the part and, as such, are independent of external bus loading capacitances.
6
RDY returns high after a read of the ADC. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while RDY is high,
although care should be taken to ensure that subsequent reads do not occur close to the next output update. In continuous read mode, the digital word can be read
only once.
ISINK (1.6mA WITH DVDD = 5V,
100
µA WITH DV
DD = 3V)
ISOURCE (200µA WITH DVDD = 5V,
100
µA WITH DV
DD = 3V)
1.6V
TO
OUTPUT
PIN
50pF
Figure 2. Load Circuit for Timing Characterization


Podobny numer części - AD7190

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7190 AD-AD7190 Datasheet
679Kb / 41P
   4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC
AD7190BRUZ AD-AD7190BRUZ Datasheet
749Kb / 40P
   4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC with PGA
REV. 0
AD7190BRUZ AD-AD7190BRUZ Datasheet
679Kb / 41P
   4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC
AD7190BRUZ-REEL AD-AD7190BRUZ-REEL Datasheet
749Kb / 40P
   4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC with PGA
REV. 0
AD7190BRUZ-REEL AD-AD7190BRUZ-REEL Datasheet
679Kb / 41P
   4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC
More results

Podobny opis - AD7190

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7190 AD-AD7190_08 Datasheet
749Kb / 40P
   4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC with PGA
REV. 0
AD7192 AD-AD7192 Datasheet
711Kb / 40P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
REV. A
AD7193 AD-AD7193 Datasheet
767Kb / 56P
   4-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
REV. A
AD7194 AD-AD7194 Datasheet
1,002Kb / 56P
   8-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
REV. 0
AD7195 AD-AD7195_15 Datasheet
546Kb / 45P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA and AC Excitation
AD7190 AD-AD7190_17 Datasheet
679Kb / 41P
   4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC
AD7195 AD-AD7195 Datasheet
662Kb / 44P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA and AC Excitation
REV. 0
AD7193 AD-AD7193_17 Datasheet
1Mb / 57P
   24-Bit Sigma-Delta ADC with PGA
AD7194 AD-AD7194_17 Datasheet
1Mb / 55P
   24-Bit Sigma-Delta ADC with PGA
logo
Intersil Corporation
ISL26102AVZ INTERSIL-ISL26102AVZ Datasheet
909Kb / 21P
   Low-Noise 24-bit Delta Sigma ADC
October 12, 2012
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com