Zakładka z wyszukiwarką danych komponentów |
|
AD9116BCPZRL7 Arkusz danych(PDF) 6 Page - Analog Devices |
|
AD9116BCPZRL7 Arkusz danych(HTML) 6 Page - Analog Devices |
6 / 48 page AD9114/AD9115/AD9116/AD9117 Rev. 0 | Page 6 of 48 DIGITAL SPECIFICATIONS TMIN to TMAX, AVDD = 3.3 V, DVDD = 1.8 V, DVDDIO = 3.3 V, CVDD = 3.3 V, IOUTFS = 2 mA, maximum sample rate, unless otherwise noted. Table 2. Parameter Min Typ Max Unit DAC CLOCK INPUT (CLKIN) VIH 2.1 3 mV VIL 0 0.9 mV Maximum Clock Rate 125 MSPS SERIAL PERIPHERAL INTERFACE Maximum Clock Rate (SCLK) 25 MHz Minimum Pulse Width High 20 ns Minimum Pulse Width Low 20 ns INPUT DATA TIMING 1.8 V Q-Channel or DCLKIO Falling Edge Setup 0.25 ns Hold 1.2 ns I-Channel or DCLKIO Rising Edge Setup 0.13 ns Hold 1.1 ns 3.3 V Q-Channel or DCLKIO Falling Edge Setup −0.2 ns Hold 1.5 ns I-Channel or DCLKIO Rising Edge Setup −0.2 ns Hold 1.6 ns VIH 2.1 3 V VIL 0 0.9 |
Podobny numer części - AD9116BCPZRL7 |
|
Podobny opis - AD9116BCPZRL7 |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |