Zakładka z wyszukiwarką danych komponentów |
|
AD5293 Arkusz danych(PDF) 8 Page - Analog Devices |
|
AD5293 Arkusz danych(HTML) 8 Page - Analog Devices |
8 / 20 page AD5293 Rev. 0 | Page 8 of 20 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS RESET VSS A W RDY SYNC VLOGIC SCLK B VDD EXT_CAP 1 2 3 4 5 6 7 DIN GND 14 13 12 11 10 9 8 AD5293 TOP VIEW Not to Scale SDO Figure 5. Pin Configuration Table 6. Pin Function Descriptions Pin No. Mnemonic Description 1 RESET Hardware Reset. Sets the RDAC register to midscale. RESET is activated at the logic high transition. Tie RESET to VLOGIC if not used. 2 VSS Negative Supply. Connect to 0 V for single-supply applications. This pin should be decoupled with 0.1 µF ceramic capacitors and 10 µF capacitors. 3 A Terminal A of RDAC. VSS ≤ VA ≤ VDD. 4 W Wiper Terminal W of RDAC. VSS ≤ VW ≤ VDD. 5 B Terminal B of RDAC. VSS ≤ VB ≤ VDD. 6 VDD Positive Power Supply. This pin should be decoupled with 0.1 μF ceramic capacitors and 10 μF capacitors. 7 EXT_CAP Connect a 1 μF capacitor to EXT_CAP. This capacitor must have a voltage rating of ≥7 V. 8 VLOGIC Logic Power Supply, 2.7 V to 5.5 V. This pin should be decoupled with 0.1 μF ceramic capacitors and 10 μF capacitors. 9 GND Ground, Logic Ground Reference. 10 DIN Serial Data Input. This part has a 16-bit shift register. Data is clocked into the register on the falling edge of the serial clock input. 11 SCLK Serial Clock Input. Data is clocked into the shift register on the falling edge of the serial clock input. Data can be transferred at rates of up to 50 MHz. 12 SYNC Falling Edge Synchronization Signal. This is the frame synchronization signal for the input data. When SYNC goes low, it enables the shift register, and data is transferred in on the falling edges of the following clocks. The selected register is updated on the rising edge of SYNC, following the 16th clock cycle. If SYNC is taken high before the 16th clock cycle, the rising edge of SYNC acts as an interrupt, and the write sequence is ignored by the DAC. 13 SDO Serial Data Output. This open-drain output requires an external pull-up resistor. SDO can be used to clock data from the serial register in daisy-chain mode or in readback mode. 14 RDY Ready. This active-high, open-drain output identifies the completion of a write or read operation to or from the RDAC register. |
Podobny numer części - AD5293 |
|
Podobny opis - AD5293 |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |