Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7191BRUZ Arkusz danych(PDF) 6 Page - Analog Devices

Numer części AD7191BRUZ
Szczegółowy opis  Pin-Programmable, Ultralow Noise, 24-Bit, Sigma-Delta ADC for Bridge Sensors
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7191BRUZ Arkusz danych(HTML) 6 Page - Analog Devices

Back Button AD7191BRUZ Datasheet HTML 2Page - Analog Devices AD7191BRUZ Datasheet HTML 3Page - Analog Devices AD7191BRUZ Datasheet HTML 4Page - Analog Devices AD7191BRUZ Datasheet HTML 5Page - Analog Devices AD7191BRUZ Datasheet HTML 6Page - Analog Devices AD7191BRUZ Datasheet HTML 7Page - Analog Devices AD7191BRUZ Datasheet HTML 8Page - Analog Devices AD7191BRUZ Datasheet HTML 9Page - Analog Devices AD7191BRUZ Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 20 page
background image
AD7191
Rev. A | Page 6 of 20
TIMING CHARACTERISTICS
AVDD = 3 V to 5.25 V; DVDD = 2.7 V to 5.25 V; AGND = DGND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = DVDD, unless otherwise noted.
Table 2.
Parameter1, 2
Limit at TMIN, TMAX (B Version)
Unit
Conditions/Comments
t3
100
ns min
SCLK high pulse width
t4
100
ns min
SCLK low pulse width
Read Operation
t1
0
ns min
PDOWN falling edge to DOUT/RDY active time
60
ns max
DVDD = 4.75 V to 5.25 V
80
ns max
DVDD = 2.7 V to 3.6 V
t23
0
ns min
SCLK active edge to data valid delay4
60
ns max
DVDD = 4.75 V to 5.25 V
80
ns max
DVDD = 2.7 V to 3.6 V
t55, 6
10
ns min
Bus relinquish time after PDOWN inactive edge
80
ns max
t6
0
ns min
SCLK inactive edge to PDOWN inactive edge
t7
10
ns min
SCLK inactive edge to DOUT/RDY high
1 Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.6 V.
2 See Figure 3.
3 These numbers are measured with the load circuit shown in Figure 2 and defined as the time required for the output to cross the VOL or VOH limits.
4 The SCLK active edge is the falling edge of SCLK.
5 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit shown in Figure 2. The measured number
is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the
true bus relinquish times of the part and, as such, are independent of external bus loading capacitances.
6
RDY returns high after a read of the ADC. The digital word can be read only once.
ISINK (1.6mA WITH DVDD = 5V,
100µA WITH DVDD = 3V)
ISOURCE (200µA WITH DVDD = 5V,
100µA WITH DVDD = 3V)
1.6V
TO
OUTPUT
PIN
50pF
Figure 2. Load Circuit for Timing Characterization
TIMING DIAGRAM
t1
t3
t2
t7
t6
t5
t4
PDOWN (I)
NOTES
1. I = INPUT, O = OUTPUT
DOUT/RDY (O)
SCLK (I)
Figure 3. Read Cycle Timing Diagram


Podobny numer części - AD7191BRUZ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7191BRUZ AD-AD7191BRUZ Datasheet
330Kb / 21P
   Sigma-Delta ADC for Bridge Sensors
AD7191BRUZ-REEL AD-AD7191BRUZ-REEL Datasheet
330Kb / 21P
   Sigma-Delta ADC for Bridge Sensors
More results

Podobny opis - AD7191BRUZ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7780 AD-AD7780 Datasheet
429Kb / 16P
   24-Bit, Pin-Programmable, Ultralow Power Sigma-Delta ADC
REV. A
AD7780 AD-AD7780_17 Datasheet
356Kb / 17P
   24-Bit, Pin-Programmable, Ultralow Power Sigma-Delta ADC
AD7190 AD-AD7190_17 Datasheet
679Kb / 41P
   4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC
AD7191 AD-AD7191_17 Datasheet
330Kb / 21P
   Sigma-Delta ADC for Bridge Sensors
AD7192 AD-AD7192 Datasheet
711Kb / 40P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
REV. A
AD7796 AD-AD7796 Datasheet
552Kb / 24P
   Low Power, 16-/24-Bit Sigma-Delta ADC for Bridge Sensors
REV. A
AD7190 AD-AD7190_08 Datasheet
749Kb / 40P
   4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC with PGA
REV. 0
logo
Intersil Corporation
ISL26102AVZ INTERSIL-ISL26102AVZ Datasheet
909Kb / 21P
   Low-Noise 24-bit Delta Sigma ADC
October 12, 2012
logo
Renesas Technology Corp
ISL26132 RENESAS-ISL26132 Datasheet
1Mb / 23P
   Low-Noise 24-bit Delta Sigma ADC
logo
Intersil Corporation
ISL26102 INTERSIL-ISL26102 Datasheet
911Kb / 21P
   Low-Noise 24-bit Delta Sigma ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com