Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7191BRUZ Arkusz danych(PDF) 8 Page - Analog Devices

Numer części AD7191BRUZ
Szczegółowy opis  Pin-Programmable, Ultralow Noise, 24-Bit, Sigma-Delta ADC for Bridge Sensors
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7191BRUZ Arkusz danych(HTML) 8 Page - Analog Devices

Back Button AD7191BRUZ Datasheet HTML 4Page - Analog Devices AD7191BRUZ Datasheet HTML 5Page - Analog Devices AD7191BRUZ Datasheet HTML 6Page - Analog Devices AD7191BRUZ Datasheet HTML 7Page - Analog Devices AD7191BRUZ Datasheet HTML 8Page - Analog Devices AD7191BRUZ Datasheet HTML 9Page - Analog Devices AD7191BRUZ Datasheet HTML 10Page - Analog Devices AD7191BRUZ Datasheet HTML 11Page - Analog Devices AD7191BRUZ Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 20 page
background image
AD7191
Rev. A | Page 8 of 20
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
NC = NO CONNECT
1
2
3
4
5
6
7
8
9
10
12
11
MCLK2
SCLK
PDOWN
PGA1
PGA2
CLKSEL
MCLK1
CHAN
TEMP
AIN2
AIN1
NC
20
21
22
23
24
19
18
17
16
15
14
13
DOUT/RDY
ODR1
DVDD
AGND
DGND
AVDD
BPDSW
REFIN(–)
AIN3
AIN4
REFIN(+)
ODR2
AD7191
TOP VIEW
(Not to Scale)
Figure 4. Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
MCLK1
When the master clock for the device is provided externally by a crystal, the crystal is connected between
MCLK1 and MCLK2. Alternatively, the MCLK1 pin can be driven with a CMOS-compatible clock and MCLK2
left unconnected.
2
MCLK2
When the master clock for the device is provided externally by a crystal, the crystal is connected between
MCLK1 and MCLK2.
3
SCLK
Serial Clock Input. This serial clock input is for controlling data transfers from the ADC. The SCLK has a
Schmitt-triggered input, making the interface suitable for opto-isolated applications. The serial clock can
be continuous with all data transmitted in a continuous train of pulses. Alternatively, it can be a non-
continuous clock with the information transmitted to or from the ADC in smaller batches of data.
4
PDOWN
Power-Down Pin, Digital Input. The PDOWN pin functions as a power-down pin and a reset pin. When
PDOWN is taken high, the AD7191 is powered down and the DOUT/RDY pin is tristated. The circuitry and
serial interface are also reset. This resets the logic, the digital filter, and the analog modulator. PDOWN
must be held high for 100 ns minimum to initiate the reset function.
5
CLKSEL
Clock Select, Digital Input Pin. This pin selects the clock source to be used by the AD7191. When CLKSEL is
tied low, the external clock/crystal is used as the clock source. When CLKSEL is tied high, the internal
4.92 MHz clock is used as the clock source to the AD7191.
6
PGA2
Gain Select, Digital Input Pin. This pin is used in conjunction with PGA1 to set the gain. See Table 7.
7
PGA1
Gain Select, Digital Input Pin. This pin is used in conjunction with PGA2 to set the gain. See Table 7.
8
CHAN
Channel Select, Digital Input Pin. This pin is used to select the channel.
When CHAN is tied low, channel AIN1/AIN2 is selected.
When CHAN is tied high, channel AIN3/AIN4 is selected.
9
TEMP
Temperature Sensor Select, Digital Input Pin. The internal temperature sensor is selected when TEMP is
tied high. When TEMP is tied low, the analog input channel AIN1/AIN2 or AIN3/AIN4 is the selected
channel (as determined by the CHAN pin).
10
NC
No Connect. This pin should be tied to AGND.
11
AIN1
Analog Input. AIN1 is the positive input of the fully differential input pair AIN1/AIN2.
12
AIN2
Analog Input. AIN2 is the negative input of the fully differential input pair AIN1/AIN2.
13
AIN3
Analog Input. AIN3 is the positive input of the fully differential input pair AIN3/AIN4.
14
AIN4
Analog Input. AIN
4 is the negative input of the fully differential input pair AIN3/AIN4.
15
REFIN(+)
Positive Reference Input. An external reference can be applied between REFIN(+) and REFIN(−). REFIN(+)
can lie anywhere between AVDD and AGND + 1 V. The nominal reference voltage, (REFIN(+) − REFIN(−)), is
AVDD, but the part functions with a reference from 1 V to AVDD.
16
REFIN(−)
Negative Reference Input. This reference input can lie anywhere between AGND and AVDD − 1 V.
17
BPDSW
Bridge Power-Down Switch to AGND. When PDOWN is low, the bridge power-down switch is closed.
When PDOWN is high, the bridge power-down switch is opened.
18
AGND
Analog Ground Reference Point.
19
DGND
Digital Ground Reference Point.


Podobny numer części - AD7191BRUZ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7191BRUZ AD-AD7191BRUZ Datasheet
330Kb / 21P
   Sigma-Delta ADC for Bridge Sensors
AD7191BRUZ-REEL AD-AD7191BRUZ-REEL Datasheet
330Kb / 21P
   Sigma-Delta ADC for Bridge Sensors
More results

Podobny opis - AD7191BRUZ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7780 AD-AD7780 Datasheet
429Kb / 16P
   24-Bit, Pin-Programmable, Ultralow Power Sigma-Delta ADC
REV. A
AD7780 AD-AD7780_17 Datasheet
356Kb / 17P
   24-Bit, Pin-Programmable, Ultralow Power Sigma-Delta ADC
AD7190 AD-AD7190_17 Datasheet
679Kb / 41P
   4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC
AD7191 AD-AD7191_17 Datasheet
330Kb / 21P
   Sigma-Delta ADC for Bridge Sensors
AD7192 AD-AD7192 Datasheet
711Kb / 40P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
REV. A
AD7796 AD-AD7796 Datasheet
552Kb / 24P
   Low Power, 16-/24-Bit Sigma-Delta ADC for Bridge Sensors
REV. A
AD7190 AD-AD7190_08 Datasheet
749Kb / 40P
   4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC with PGA
REV. 0
logo
Intersil Corporation
ISL26102AVZ INTERSIL-ISL26102AVZ Datasheet
909Kb / 21P
   Low-Noise 24-bit Delta Sigma ADC
October 12, 2012
logo
Renesas Technology Corp
ISL26132 RENESAS-ISL26132 Datasheet
1Mb / 23P
   Low-Noise 24-bit Delta Sigma ADC
logo
Intersil Corporation
ISL26102 INTERSIL-ISL26102 Datasheet
911Kb / 21P
   Low-Noise 24-bit Delta Sigma ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com