Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7192BRUZ Arkusz danych(PDF) 4 Page - Analog Devices

Numer części AD7192BRUZ
Szczegółowy opis  4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7192BRUZ Arkusz danych(HTML) 4 Page - Analog Devices

  AD7192BRUZ Datasheet HTML 1Page - Analog Devices AD7192BRUZ Datasheet HTML 2Page - Analog Devices AD7192BRUZ Datasheet HTML 3Page - Analog Devices AD7192BRUZ Datasheet HTML 4Page - Analog Devices AD7192BRUZ Datasheet HTML 5Page - Analog Devices AD7192BRUZ Datasheet HTML 6Page - Analog Devices AD7192BRUZ Datasheet HTML 7Page - Analog Devices AD7192BRUZ Datasheet HTML 8Page - Analog Devices AD7192BRUZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 40 page
background image
AD7192
Rev. A | Page 4 of 40
Parameter
AD7192B
Unit
Test Conditions/Comments1
External Clock
@ 50 Hz, 60 Hz
120
dB min
10 Hz output data rate, 50 ± 1 Hz, 60 ± 1 Hz.
82
dB min
50 Hz output data rate, REJ606 = 1,
50 ± 1 Hz, 60 ± 1 Hz.
@ 50 Hz
120
dB min
50 Hz output data rate, 50 ± 1 Hz.
@ 60 Hz
120
dB min
60 Hz output data rate, 60 ± 1 Hz.
Sinc3 Filter
Internal Clock
@ 50 Hz, 60 Hz
75
dB min
10 Hz output data rate, 50 ± 1 Hz, 60 ± 1 Hz.
60
dB min
50 Hz output data rate, REJ606 = 1,
50 ± 1 Hz, 60 ± 1 Hz.
@ 50 Hz
70
dB min
50 Hz output data rate, 50 ± 1 Hz.
@ 60 Hz
70
dB min
60 Hz output data rate, 60 ± 1 Hz.
External Clock
@ 50 Hz, 60 Hz
100
dB min
10 Hz output data rate, 50 ± 1 Hz, 60 ± 1 Hz.
67
dB min
50 Hz output data rate, REJ606 = 1,
50 ± 1 Hz, 60 ± 1 Hz.
@ 50 Hz
95
dB min
50 Hz output data rate, 50 ± 1 Hz.
@ 60 Hz
95
dB min
60 Hz output data rate, 60 ± 1 Hz.
ANALOG INPUTS
Differential Input Voltage Ranges
± VREF/gain
V nom
VREF = REFINx(+) − REFINx(−),
gain = 1 to 128.
± (AVDD – 1.25 V)/gain
V min/max
Gain > 1.
Absolute AIN Voltage Limits2
Unbuffered Mode
AGND − 50 mV
V min
AVDD + 50 mV
V max
Buffered Mode
AGND + 250 mV
V min
AVDD − 250 mV
V max
Analog Input Current
Buffered Mode
Input Current2
±2
nA max
Gain = 1.
±3
nA max
Gain > 1.
Input Current Drift
±5
pA/°C typ
Unbuffered Mode
Input Current
±3.5
μA/V typ
Gain = 1, input current varies with input
voltage.
±1
μA/V typ
Gain > 1.
Input Current Drift
±0.05
nA/V/°C typ
External clock.
±1.6
nA/V/°C typ
Internal clock.
REFERENCE INPUT
REFIN Voltage
AVDD
V nom
REFIN = REFINx(+) − REFINx(−).
1
V min
AVDD
V max
The differential input must be limited to
±(AVDD – 1.25 V)/gain when gain > 1.
Absolute REFIN Voltage Limits2
GND – 50 mV
V min
AVDD + 50 mV
V max
Average Reference Input Current
4.5
μA/V typ


Podobny numer części - AD7192BRUZ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7192BRUZ AD-AD7192BRUZ Datasheet
559Kb / 41P
   Sigma-Delta ADC with PGA
AD7192BRUZ-REEL AD-AD7192BRUZ-REEL Datasheet
559Kb / 41P
   Sigma-Delta ADC with PGA
More results

Podobny opis - AD7192BRUZ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7190 AD-AD7190_08 Datasheet
749Kb / 40P
   4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC with PGA
REV. 0
AD7193 AD-AD7193 Datasheet
767Kb / 56P
   4-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
REV. A
AD7194 AD-AD7194 Datasheet
1,002Kb / 56P
   8-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
REV. 0
AD7190 AD-AD7190_17 Datasheet
679Kb / 41P
   4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC
AD7195 AD-AD7195_15 Datasheet
546Kb / 45P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA and AC Excitation
AD7195 AD-AD7195 Datasheet
662Kb / 44P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA and AC Excitation
REV. 0
AD7190 AD-AD7190 Datasheet
178Kb / 21P
   4.8 kHz Ultra-Low Noise 24-Bit Sigma-Delta ADC with PGA
Rev.PrD 7/08
AD7193 AD-AD7193_17 Datasheet
1Mb / 57P
   24-Bit Sigma-Delta ADC with PGA
AD7194 AD-AD7194_17 Datasheet
1Mb / 55P
   24-Bit Sigma-Delta ADC with PGA
AD7192 AD-AD7192_17 Datasheet
559Kb / 41P
   Sigma-Delta ADC with PGA
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com