Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7193 Arkusz danych(PDF) 10 Page - Analog Devices

Numer części AD7193
Szczegółowy opis  4-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
Download  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7193 Arkusz danych(HTML) 10 Page - Analog Devices

Back Button AD7193 Datasheet HTML 6Page - Analog Devices AD7193 Datasheet HTML 7Page - Analog Devices AD7193 Datasheet HTML 8Page - Analog Devices AD7193 Datasheet HTML 9Page - Analog Devices AD7193 Datasheet HTML 10Page - Analog Devices AD7193 Datasheet HTML 11Page - Analog Devices AD7193 Datasheet HTML 12Page - Analog Devices AD7193 Datasheet HTML 13Page - Analog Devices AD7193 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 56 page
background image
AD7193
Rev. A | Page 10 of 56
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
NC = NO CONNECT
1
2
3
4
5
6
7
8
9
10
11
12
28
27
26
25
24
23
22
21
20
19
18
17
MCLK2
SCLK
CS
P1/REFIN2(+)
P2
P3
MCLK1
DOUT/RDY
SYNC
DVDD
AGND
DGND
AVDD
P0/REFIN2(–)
NC
AINCOM
AIN2
AIN1
BPDSW
REFIN1(–)
REFIN1(+)
AIN7
AIN8
DIN
AD7193
TOP VIEW
(Not to Scale)
13
14
16
15
AIN4
AIN5
AIN3
AIN6
Figure 5. Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
MCLK1
When the master clock for the device is provided externally by a crystal, the crystal is connected between
MCLK1 and MCLK2.
2
MCLK2
Master Clock Signal for the Device. The AD7193 has an internal 4.92 MHz clock. This internal clock can be
made available on the MCLK2 pin. The clock for the AD7193 can also be provided externally in the form of a
crystal or external clock. A crystal can be tied across the MCLK1 and MCLK2 pins. Alternatively, the MCLK2 pin
can be driven with a CMOS-compatible clock and with the MCLK1 pin remaining unconnected.
3
SCLK
Serial Clock Input. This serial clock input is for data transfers to and from the ADC. The SCLK has a Schmitt-
triggered input, making the interface suitable for opto-isolated applications. The serial clock can be
continuous with all data transmitted in a continuous train of pulses. Alternatively, it can be a noncontinuous
clock with the information transmitted to or from the ADC in smaller batches of data.
4
CS
Chip Select Input. This is an active low logic input used to select the ADC. CS can be used to select the ADC in
systems with more than one device on the serial bus or as a frame synchronization signal in communicating
with the device. CS can be hardwired low, allowing the ADC to operate in 3-wire mode with SCLK, DIN, and
DOUT used to interface with the device.
5
P3
Digital Output Pin. This pin can function as a general-purpose output bit referenced between AVDD and
AGND.
6
P2
Digital Output Pin. This pin can function as a general-purpose output bit referenced between AVDD and
AGND.
7
P1/REFIN2(+)
Digital Output Pin/Positive Reference Input. This pin functions as a general-purpose output bit referenced
between AVDD and AGND. When the REFSEL bit in the configuration register = 1, this pin functions as
REFIN2(+). An external reference can be applied between REFIN2(+) and REFIN2(−). REFIN2(+) can lie
anywhere between AVDD and AGND + 1 V. The nominal reference voltage, (REFIN2(+) − REFIN2(−)), is AVDD, but
the part functions with a reference from 1 V to AVDD.
8
P0/REFIN2(−)
Digital Output Pin/Negative Reference Input. This pin functions as a general-purpose output bit referenced
between AVDD and AGND. When the REFSEL bit in the configuration register = 1, this pin functions as
REFIN2(−). This reference input can lie anywhere between AGND and AVDD − 1 V.
9
NC
No Connect. Tie this pin to AGND.
10
AINCOM
Analog Input AIN1 to Analog Input AIN8 are referenced to this input when configured for pseudo differential
operation.
11
AIN1
Analog Input. This pin can be configured as the positive input of a fully differential input pair when used with
AIN2 or as a pseudo differential input when used with AINCOM.
12
AIN2
Analog Input. This pin can be configured as the negative input of a fully differential input pair when used
with AIN1 or as a pseudo differential input when used with AINCOM.
13
AIN3
Analog Input. This pin can be configured as the positive input of a fully differential input pair when used with
AIN4 or as a pseudo differential input when used with AINCOM.
14
AIN4
Analog Input. This pin can be configured as the negative input of a fully differential input pair when used
with AIN3 or as a pseudo differential input when used with AINCOM.


Podobny numer części - AD7193

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7193 AD-AD7193 Datasheet
476Kb / 9P
   Devices Connected
AD7193 AD-AD7193 Datasheet
1Mb / 57P
   24-Bit Sigma-Delta ADC with PGA
AD7193BCPZ AD-AD7193BCPZ Datasheet
1Mb / 57P
   24-Bit Sigma-Delta ADC with PGA
AD7193BCPZ-RL AD-AD7193BCPZ-RL Datasheet
1Mb / 57P
   24-Bit Sigma-Delta ADC with PGA
AD7193BCPZ-RL7 AD-AD7193BCPZ-RL7 Datasheet
1Mb / 57P
   24-Bit Sigma-Delta ADC with PGA
More results

Podobny opis - AD7193

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7190 AD-AD7190_08 Datasheet
749Kb / 40P
   4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC with PGA
REV. 0
AD7192 AD-AD7192 Datasheet
711Kb / 40P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
REV. A
AD7194 AD-AD7194 Datasheet
1,002Kb / 56P
   8-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
REV. 0
AD7190 AD-AD7190_17 Datasheet
679Kb / 41P
   4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC
AD7195 AD-AD7195_15 Datasheet
546Kb / 45P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA and AC Excitation
AD7195 AD-AD7195 Datasheet
662Kb / 44P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA and AC Excitation
REV. 0
AD7190 AD-AD7190 Datasheet
178Kb / 21P
   4.8 kHz Ultra-Low Noise 24-Bit Sigma-Delta ADC with PGA
Rev.PrD 7/08
AD7193 AD-AD7193_17 Datasheet
1Mb / 57P
   24-Bit Sigma-Delta ADC with PGA
AD7194 AD-AD7194_17 Datasheet
1Mb / 55P
   24-Bit Sigma-Delta ADC with PGA
AD7124-4 AD-AD7124-4 Datasheet
1Mb / 90P
   4-Channel, Low Noise, Low Power, 24-Bit, Sigma-Delta ADC with PGA and Reference
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com