Zakładka z wyszukiwarką danych komponentów
Selected language     Polish  ▼
Nazwa części

ADC0804LCJ Datasheet(Arkusz danych) 19 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Numer części ADC0804LCJ
Szczegółowy opis  8-Bit μP Compatible A/D Converters
Pobierz  41 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Producent  NSC [National Semiconductor (TI)]
Strona internetowa

 19 page
background image
Functional Description (Continued)
After the “1” is clocked through the 8-bit shift register (which
completes the SAR search) it appears as the input to the
D-type latch, LATCH 1. As soon as this “1” is output from the
shift register, the AND gate, G2, causes the new digital word
to transfer to the TRI-STATE output latches. When LATCH 1
is subsequently enabled, the Q output makes a high-to-low
transition which causes the INTR F/F to set. An inverting
buffer then supplies the INTR input signal.
Note that this SET control of the INTR F/F remains low for 8
of the external clock periods (as the internal clocks run at 18
of the frequency of the external clock). If the data output is
continuously enabled (CS and RD both held low), the INTR
output will still signal the end of conversion (by a high-to-low
transition), because the SET input can control the Q output
of the INTR F/F even though the RESET input is constantly
at a “1” level in this operating mode. This INTR output will
therefore stay low for the duration of the SET signal, which is
8 periods of the external clock frequency (assuming the A/D
is not started during this interval).
When operating in the free-running or continuous conversion
mode (INTR pin tied to WR and CS wired low — see also
section 2.8), the START F/F is SET by the high-to-low tran-
sition of the INTR signal. This resets the SHIFT REGISTER
which causes the input to the D-type latch, LATCH 1, to go
low. As the latch enable input is still present, the Q output will
go high, which then allows the INTR F/F to be RESET. This
reduces the width of the resulting INTR output pulse to only
a few propagation delays (approximately 300 ns).
When data is to be read, the combination of both CS and RD
being low will cause the INTR F/F to be reset and the
TRI-STATE output latches will be enabled to provide the 8-bit
digital outputs.
2.1 Digital Control Inputs
The digital control inputs (CS, RD, and WR) meet standard
2L logic voltage levels. These signals have been renamed
when compared to the standard A/D Start and Output Enable
labels. In addition, these inputs are active low to allow an
easy interface to microprocessor control busses. For
non-microprocessor based applications, the CS input (pin 1)
can be grounded and the standard A/D Start function is
obtained by an active low pulse applied at the WR input (pin
3) and the Output Enable function is caused by an active low
pulse at the RD input (pin 2).
Note 13: CS shown twice for clarity.
Note 14: SAR = Successive Approximation Register.
FIGURE 4. Block Diagram

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41 

Datasheet Download

Link URL

Czy Alldatasheet okazała się pomocna?  [ DONATE ]  

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Dodaj do ulubionych   |   Linki   |   Lista producentów
All Rights Reserved©

Mirror Sites
English :  ,  |   Chinese :  |   German :  |   Japanese :  |   Russian :
Korean :   |   Spanish :  |   French :  |   Italian :  |   Portuguese :  |   Polish :