Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7170BCPZ-500RL7 Arkusz danych(PDF) 10 Page - Analog Devices

Numer części AD7170BCPZ-500RL7
Szczegółowy opis  12-Bit Low Power Sigma-Delta ADC
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7170BCPZ-500RL7 Arkusz danych(HTML) 10 Page - Analog Devices

Back Button AD7170BCPZ-500RL7 Datasheet HTML 6Page - Analog Devices AD7170BCPZ-500RL7 Datasheet HTML 7Page - Analog Devices AD7170BCPZ-500RL7 Datasheet HTML 8Page - Analog Devices AD7170BCPZ-500RL7 Datasheet HTML 9Page - Analog Devices AD7170BCPZ-500RL7 Datasheet HTML 10Page - Analog Devices AD7170BCPZ-500RL7 Datasheet HTML 11Page - Analog Devices AD7170BCPZ-500RL7 Datasheet HTML 12Page - Analog Devices AD7170BCPZ-500RL7 Datasheet HTML 13Page - Analog Devices AD7170BCPZ-500RL7 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 16 page
background image
AD7170
Rev. 0 | Page 10 of 16
750
ADC CIRCUIT INFORMATION
OVERVIEW
The AD7170 is a low power ADC that incorporates a precision
12-bit Σ-Δ modulator and an on-chip digital filter intended for
measuring wide dynamic range, low frequency signals. The
device has an internal clock and one differential input. It
operates with an output data rate of 125 Hz and has a gain of 1.
A 2-wire interface simplifies data retrieval from the AD7170.
FILTER, DATA RATE, AND SETTLING TIME
The AD7170 uses a sinc3 filter. The output data rate is set to
125 Hz; thus, valid conversions are available every 1/125 = 8 ms.
If a reset occurs, then the user must allow the complete settling
time for the first conversion after the reset. The settling time is
equal to 24 ms. Subsequent conversions are available at 125 Hz.
When a step change occurs on the analog input, the AD7170
requires several conversion cycles to generate a valid conversion.
If the step change occurs synchronous to the conversion period,
then the settling time of the AD7170 must be allowed to generate
a valid conversion. If the step change occurs asynchronous to
the end of a conversion, then an extra conversion must be allowed
to generate a valid conversion. The data register is updated with
all the conversions but, for an accurate result, the user must
allow the required time.
Figure 12 shows the filter response of the filter. The only external
filtering required on the analog inputs is a simple R-C filter to
provide rejection at multiples of the master clock. A 1 KΩ
resistor in series with each analog input, a 0.01 μF capacitor
from each input to GND, and a 0.1 μF capacitor from AIN(+) to
AIN(−) are recommended.
0
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
625
500
375
250
125
INPUT SIGNAL FREQUENCY (Hz)
Figure 12. Filter Response
GAIN
The AD7170 has a gain of 1. The acceptable analog input range
is +VREF. Therefore, with VREF = 5 V, the input range is +5 V.
POWER-DOWN/RESET(PDRST)
The PDRST pin functions as a power-down pin and a reset pin.
When PDRST is taken low, the AD7170 is powered down. The
entire ADC is powered down (including the on-chip clock), and
the DOUT/RDY pin is tristated. The circuitry and serial interface
are also reset. This resets the logic, the digital filter, and the analog
modulator. PDRST must be held low for 100 ns minimum to
initiate the reset function (see
).
Figure 4
When PDRST is taken high, the AD7170 is taken out of power-
down mode. When the on-chip clock has powered up (1 ms,
typically), the modulator then begins sampling the analog input.
The DOUT/RDY pin becomes active, going high until a valid
conversion is available. A reset is automatically performed on
power-up.
ANALOG INPUT CHANNEL
The AD7170 has one differential analog input channel that is
connected to the modulator; that is, the input is unbuffered.
Note that this unbuffered input path provides a dynamic load
to the driving source. Therefore, resistor/capacitor combinations
on the input pins can cause dc gain errors, depending on the
output impedance of the source that is driving the ADC input.
Table 7 shows the allowable external resistance/capacitance
values such that no gain error at the 12-bit level is introduced.
Table 7. External R-C Combination for No Gain Error
C (pF)
R (Ω)
50
9 k
100
6 k
500
1.5 k
1000
900
5000
200
The absolute input voltage range is restricted to a range between
GND − 30 mV and VDD + 30 mV. Care must be taken in setting up
the common-mode voltage to avoid exceeding these limits. Other-
wise, there is degradation in linearity and noise performance.
BIPOLAR CONFIGURATION
The AD7170 accepts a bipolar input range. A bipolar input
range does not imply that the part can tolerate negative voltages
with respect to system GND. Signals on the AIN(+) input are
referenced to the voltage on the AIN(−) input. For example, if
AIN(−) is 2.5 V, the analog input range on the AIN(+) input is
0 V to 5 V when a 2.5 V reference is used.


Podobny numer części - AD7170BCPZ-500RL7

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7170BCPZ-500RL7 AD-AD7170BCPZ-500RL7 Datasheet
370Kb / 15P
   12-Bit Low Power Sigma-Delta ADC
More results

Podobny opis - AD7170BCPZ-500RL7

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7170 AD-AD7170_17 Datasheet
370Kb / 15P
   12-Bit Low Power Sigma-Delta ADC
AD7171 AD-AD7171 Datasheet
284Kb / 16P
   16-Bit Low Power Sigma-Delta ADC
REV. 0
AD7171 AD-AD7171_17 Datasheet
313Kb / 17P
   16-Bit, Low Power, Sigma-Delta ADC
AD7791 AD-AD7791_17 Datasheet
525Kb / 21P
   Low Power, Buffered 24-Bit Sigma-Delta ADC
AD7790 AD-AD7790 Datasheet
299Kb / 20P
   Low Power, 16-Bit Buffered Sigma-Delta ADC
REV. 0
AD7790BRMZ AD-AD7790BRMZ Datasheet
415Kb / 20P
   Low Power, 16-Bit Buffered Sigma-Delta ADC
REV. A
AD7790 AD-AD7790_15 Datasheet
415Kb / 20P
   Low Power, 16-Bit Buffered Sigma-Delta ADC
REV. A
AD7796 AD-AD7796_15 Datasheet
561Kb / 24P
   Low Power, 16-/24-Bit Sigma-Delta ADC
REV. A
AD7797 AD-AD7797_15 Datasheet
561Kb / 24P
   Low Power, 16-/24-Bit Sigma-Delta ADC
REV. A
AD7790 AD-AD7790_17 Datasheet
466Kb / 21P
   Low Power, 16-Bit Buffered Sigma-Delta ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com