Zakładka z wyszukiwarką danych komponentów |
|
LC78711 Arkusz danych(PDF) 5 Page - Sanyo Semicon Device |
|
LC78711 Arkusz danych(HTML) 5 Page - Sanyo Semicon Device |
5 / 43 page No. 5476-5/43 LC78711E Basic Specifications Pin no. Pin Pin type I/O Polarity Pin function 1 TEST1 Test input I Positive Test input. Must be connected to ground during normal operation. 2 TEST2 Test input I Positive Test input. Must be connected to ground during normal operation. 3 TEST3 Test output O Positive Test output 4 TEST4 Test input I Positive Test input. Must be connected to ground during normal operation. 5 TEST5 Test input I Positive Test input. Must be connected to ground during normal operation. 6 TEST6 Test input I Positive Test input. Must be connected to ground during normal operation. 7 DVDD1 Power supply (+5 V) — — Digital system power supply 8 CE Enable input I Positive Serial I/O data control input 9 DO Data output O Positive Serial data output 10 DI Data input I Positive Serial data input 11 CL Clock input I Positive Serial data I/O clock input 12 PSC1 Monitor 1 output O Positive Serial input monitor signal output 13 PSC2 Monitor 2 output O Positive Command monitor signal output 14 WAIT Wait signal output O Negative Serial input wait signal output (for use with bit maps) 15 INT Wait signal output O Negative Serial input wait signal output (for use with the sprite function) 16 TEST7 Test input I Positive Test input. Must be connected to ground during normal operation. 17 DVSS1 Ground — — Digital system ground 18 WE DRAM output O Negative DRAM write enable signal output 19 RAS DRAM output O Negative DRAM row address strobe signal output 20 A0 DRAM output I/O Positive DRAM address (A0) output (Functions as an input in test mode.) 21 A1 DRAM output I/O Positive DRAM address (A1) output (Functions as an input in test mode.) 22 A2 DRAM output I/O Positive DRAM address (A2) output (Functions as an input in test mode.) 23 A3 DRAM output I/O Positive DRAM address (A3) output (Functions as an input in test mode.) 24 A4 DRAM output I/O Positive DRAM address (A4) output (Functions as an input in test mode.) 25 A5 DRAM output I/O Positive DRAM address (A5) output (Functions as an input in test mode.) 26 A6 DRAM output I/O Positive DRAM address (A6) output (Functions as an input in test mode.) 27 A7 DRAM output I/O Positive DRAM address (A7) output (Functions as an input in test mode.) 28 DB0 DRAM input and output I/O Positive DRAM data (D0) input and output 29 CAS DRAM output O Negative DRAM column address strobe signal output 30 DB1 DRAM input and output I/O Positive DRAM data (D1) input and output 31 OE DRAM output O Negative DRAM read enable signal output 32 DB2 DRAM input and output I/O Positive DRAM data (D2) input and output 33 DB3 DRAM input and output I/O Positive DRAM data (D3) input and output 34 CB Color bar selection I Positive Low: normal mode, high: color bar output (A pull-down resistor is built in.) 35 TEST8 Test output O Positive Test output 36 AVSS1 Ground — — Analog system ground 37 AVDD1 Power supply (+5 V) — — Analog system power supply 38 VIDEO1 Video signal (Y) output O — Video (luminance) signal (analog) output (D/A converter output) 39 BIAS Capacitor connection O — Connections for a ripple exclusion capacitor 40 VIDEO2 Video signal (C) output O — Video (chrominance) signal (analog) output (D/A converter output) 41 BFP Burst flag signal output O Positive Burst signal output timing flag output Line count selection 42 LINE Line count selection I — NTSC mode - Low: 263H, high: 262H PAL mode - Low: 314H, high: 312H 43 FSCIN Clock input I Positive Superimpose subcarrier clock input (A feedback resistor is built in.) 44 VSYNC Vertical synchronization output O Negative Vertical synchronizing signal output 45 TEST9 Test input I Positive Test input. Must be connected to ground during normal operation. (A pull-down resistor is built in.) 46 YS Superimpose output O Negative Superimpose control output 47 CSYNC Composite synchronization output O Negative Composite synchronizing signal output 48 4FSC2 Clock input I Positive External clock input for the superimpose function (A feedback resistor is built in.) 49 TEST10 Test output O Positive Test output 50 TEST11 Test output O Positive Test output Continued on next page. |
Podobny numer części - LC78711 |
|
Podobny opis - LC78711 |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |