Zakładka z wyszukiwarką danych komponentów |
|
ISLA112P50IRZ Arkusz danych(PDF) 7 Page - Intersil Corporation |
|
ISLA112P50IRZ Arkusz danych(HTML) 7 Page - Intersil Corporation |
7 / 34 page ISLA112P50 7 FN7604.2 August 1, 2011 I2E SPECIFICATIONS Offset Mismatch-Induced Spurious Power No I2E Calibration performed -70 dBFS Active Run state enabled -81 dBFS I2E Settling Times I2Epost_t Calibration settling time for Active Run state 1000 ms Minimum Duration of Valid Analog Input (Note 13) tTE Allow one I2E iteration of Offset, Gain and Phase correction 500 µs Largest Interleave Spur fIN = 10MHz to 240MHz, Active Run State enabled, in Track Mode -94 dBc fIN = 10MHz to 240MHz, Active Run State enabled and previously settled, in Hold Mode -82 dBc fIN = 260MHz to 490MHz, Active Run State enabled, in Track Mode -89 dBc fIN = 260MHz to 490MHz, Active Run State enabled and previously settled, in Hold Mode -79 dBc Total Interleave Spurious Power Active Run State enabled, in Track Mode, fIN is a broadband signal in the 1st Nyquist zone -90 dBc Active Run State enabled, in Track Mode, fIN is a broadband signal in the 2nd Nyquist zone -85 dBc Sample Time Mismatch Between Unit A/Ds Active Run State enabled, in Track Mode 30 fs Gain Mismatch Between Unit A/Ds 0.01 % Offset Mismatch Between Unit A/Ds 1mV NOTES: 6. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design. 7. Digital Supply Current is dependent upon the capacitive loading of the digital outputs. IOVDD specifications apply for 10pF load on each digital output. 8. See “Nap/Sleep” for more detail. 9. AC Specifications apply after internal calibration of the A/D is invoked at the given sample rate and temperature. Refer to “Power-On Calibration” and “User Initiated Reset” for more detail. 10. The DLL Range setting must be changed for low speed operation. 11. The offset mismatch-induced spur energy, which occurs at fSAMPLE/2, is not included in any specification unless otherwise noted. 12. This specification only applies when I2E is in Active Run state, and in Track Mode. 13. Limits are specified over the full operating temperature and voltage range and are established by characterization and not production tested. Electrical Specifications All specifications apply under the following conditions unless otherwise noted: AVDD = 1.8V, OVDD = 1.8V, TA = -40°C to +85°C (typical specifications at +25°C), AIN = -1dBFS, FIN = 105MHz, fSAMPLE = 500MSPS, after completion of I2E calibration. (Continued) PARAMETER SYMBOL CONDITIONS ISLA112P50 (Note 6) UNITS MIN TYP MAX Digital Specifications PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS CMOS INPUTS Input Current High (SDIO, RESETN, CSB, SCLK) IIH VIN = 1.8V 0 1 10 µA Input Current Low (SDIO, RESETN, CSB, SCLK) IIL VIN = 0V -25 -12 -5 µA Input Voltage High (SDIO, RESETN, CSB, SCLK) VIH 1.17 V Input Voltage Low (SDIO, RESETN, CSB, SCLK) VIL 0.63 V |
Podobny numer części - ISLA112P50IRZ |
|
Podobny opis - ISLA112P50IRZ |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |