Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD723ARU-REEL Arkusz danych(PDF) 8 Page - Analog Devices

Numer części AD723ARU-REEL
Szczegółowy opis  2.7 V to 5.5 V RGB-to-NTSC/PAL Encoder with Load Detect and Input Termination Switch
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD723ARU-REEL Arkusz danych(HTML) 8 Page - Analog Devices

Back Button AD723ARU-REEL Datasheet HTML 4Page - Analog Devices AD723ARU-REEL Datasheet HTML 5Page - Analog Devices AD723ARU-REEL Datasheet HTML 6Page - Analog Devices AD723ARU-REEL Datasheet HTML 7Page - Analog Devices AD723ARU-REEL Datasheet HTML 8Page - Analog Devices AD723ARU-REEL Datasheet HTML 9Page - Analog Devices AD723ARU-REEL Datasheet HTML 10Page - Analog Devices AD723ARU-REEL Datasheet HTML 11Page - Analog Devices AD723ARU-REEL Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 20 page
background image
REV. 0
AD723
–8–
THEORY OF OPERATION
The AD723 is a predominantly analog design, with digital logic
control of timing. This timing logic is driven by an external
frequency reference at four times the color subcarrier frequency,
input into the 4FSC pin of the AD723. This frequency should
be 14.318 180 MHz for NTSC encoding, and 17.734 475 MHz
for PAL encoding. The 4FSC input accepts standard 3 V CMOS
logic levels. The duty cycle of this input clock is not critical, but
a fast-edged clock should be used to prevent excessive jitter in
the timing.
The AD723 accepts two common sync standards, composite
sync or separate horizontal and vertical syncs. To use an exter-
nal composite sync, a logic high signal is input to the VSYNC
pin and the composite sync is input to the HSYNC pin. If sepa-
rate horizontal and vertical syncs are available, the horizontal
sync can be input to the HSYNC pin and vertical sync to the
VSYNC pin. Internally, the device XNORs the two sync inputs
to combine them into one negative-going composite sync.
The AD723 detects the falling sync pulse edges, and times their
width. A sync pulse of standard horizontal width will cause the
insertion of a colorburst vector into the chroma modulators at
the proper time. A sync pulse outside the detection range will
cause suppression of the color burst, and the device will enter its
vertical blanking mode. During this mode, the on-chip RC time
constants are verified using the input frequency reference, and
the filter cutoff frequencies are retuned as needed.
The component color inputs, RIN, GIN, and BIN, receive
analog signals specifying the desired active video output. The
full-scale range of the inputs is 0.714 mV (for either NTSC
or PAL operation). External black level is not important as
these inputs are terminated externally, and then ac-coupled to
the AD723.
The AD723 contains on-chip RGB input clamps to restore the
dc level on-chip to match its single supply signal path. This dc
restore timing is coincident with the burst flag, starting approxi-
mately 5.5 ms after the falling sync edge and lasting for 2.5 ms.
During this time, the device should be driven with a black input.
Following the dc clamps, the RGB inputs are buffered and
split into two signal paths for constructing the luminance and
chrominance outputs.
Luminance Signal Path
The luminance path begins with the luma (Y) matrix. This
matrix combines the RGB inputs to form the brightness infor-
mation in the output video. The inputs are combined by the
standard transformation
Y = 0.299
× R + 0.587 × G + 0.114 × B
This equation describes the sensitivity of the human eye to the
individual component colors, combining them into one value of
brightness. The equation is balanced so that full-scale RGB
inputs give a full-scale Y output.
Following the luma matrix, the composite sync is added. The
user-supplied sync (from the HSYNC and VSYNC inputs) is
latched into the AD723 at half the master clock rate, gating a
sync pulse into the luminance signal. With the exception of
transitioning on the clock edges, the output sync timing will be
in the same format as the input sync timing.
In order to be time-aligned with the filtered chrominance signal
path, the luma signal must be delayed before it is output. The
AD723 uses a sampled delay line to achieve this delay.
Following the luma matrix, and prior to this delay line, a prefilter
removes higher frequencies from the luma signal to prevent
aliasing by the sampled delay line. This four-pole Bessel low-
pass filter has a –3 dB frequency of 8 MHz for NTSC, 10 MHz
for PAL. This bandwidth is high to leave margin for subsequent
filters which combine to set the overall luma –3 dB bandwidth. A
fourth order filter ensures adequate rejection at high frequencies.
4-POLE
LPF
CSYNC
Y
DC
CLAMP
4-POLE
LPF
LUMINANCE
8FSC CLK
LUMA
DELAY LINE
RIN
COMPOSITE
LUMA
TRAP
GND
TRIPLE INPUT
TERMINATION
CURRENT OUTPUT DRIVERS
WITH SMART LOAD DETECT
Y
Y TRAP
CV
C
RT
4-POLE
LPF
4-POLE
LPF
BURST
BURST
U
V
DC
CLAMP
4FSC
HSYNC
VSYNC
BURST
STND
CSYNC
GIN
BIN
DC
CLAMP
BALANCED
MODULATORS
CHROMINANCE
SYNC
SEPARATOR
RGB-TO-YUV
ENCODING
MATRIX
4-POLE
LPF
QUADRATURE
DECODER
GND
GND
FSC
SIN
COS
YSET
CSET
CVSET
GAIN SET
RESISTORS
TV DETECT
CE
AD723
TERM
GT
BT
Figure 2. Functional Block Diagram


Podobny numer części - AD723ARU-REEL

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD723ARU-REEL AD-AD723ARU-REEL Datasheet
650Kb / 20P
   2.7 V to 5.5 V RGB-to-NTSC/PAL Encoder with Load Detect and Input Termination Switch
REV. 0
More results

Podobny opis - AD723ARU-REEL

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD723ARUZ AD-AD723ARUZ Datasheet
650Kb / 20P
   2.7 V to 5.5 V RGB-to-NTSC/PAL Encoder with Load Detect and Input Termination Switch
REV. 0
AD723 AD-AD723_15 Datasheet
674Kb / 20P
   2.7 V to 5.5 V RGB-to-NTSC/PAL Encoder with Load Detect and Input Termination Switch
REV. 0
AD722 AD-AD722 Datasheet
363Kb / 12P
   RGB to NTSC/PAL Encoder
REV. 0
AD724 AD-AD724_15 Datasheet
209Kb / 15P
   RGB to NTSC/PAL Encoder
REV. B
AD724 AD-AD724 Datasheet
205Kb / 15P
   RGB to NTSC/PAL Encoder
REV. B
AD724JRZ AD-AD724JRZ Datasheet
198Kb / 15P
   RGB to NTSC/PAL Encoder
REV. B
logo
Motorola, Inc
MC1377 MOTOROLA-MC1377 Datasheet
647Kb / 18P
   COLOR TELEVISION RGB to PAL/NTSC ENCODER
logo
Rohm
BU1424K ROHM-BU1424K Datasheet
273Kb / 30P
   NTSC / PAL digital RGB encoder
logo
Samsung semiconductor
KA2198BD SAMSUNG-KA2198BD Datasheet
103Kb / 6P
   RGB ENCODER FOR PAL/NTSC
logo
Rohm
BU1425AK ROHM-BU1425AK Datasheet
307Kb / 32P
   NTSC / PAL digital RGB encoder
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com