Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7249BR Arkusz danych(PDF) 11 Page - Analog Devices

Numer części AD7249BR
Szczegółowy opis  LC2MOS Dual 12-Bit Serial DACPORT
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7249BR Arkusz danych(HTML) 11 Page - Analog Devices

Back Button AD7249BR Datasheet HTML 4Page - Analog Devices AD7249BR Datasheet HTML 5Page - Analog Devices AD7249BR Datasheet HTML 6Page - Analog Devices AD7249BR Datasheet HTML 7Page - Analog Devices AD7249BR Datasheet HTML 8Page - Analog Devices AD7249BR Datasheet HTML 9Page - Analog Devices AD7249BR Datasheet HTML 10Page - Analog Devices AD7249BR Datasheet HTML 11Page - Analog Devices AD7249BR Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 11 / 12 page
background image
AD7249
REV. C
–11–
AD7249–68HC11 Interface
Figure 14 shows a serial interface between the AD7249 and the
68HC11 microcontroller. SCK of the 68HC11 drives SCLK of
the AD7249 while the MOSI output drives the serial data line
of the AD7249. The
SYNC signal is derived from a port line
(PC0 shown).
For correct operation of this interface, the 68HC11 should be
configured such that its CPOL bit is a 0 and its CPHA bit is a
1. When data is to be transmitted to the part, PC0 is taken low.
When the 68HC11 is configured like this, data on MOSI is
valid on the falling edge of SCK. The 68HC11 transmits its
serial data in 8-bit bytes with only eight falling clock edges
occurring in the transmit cycle. To load data to the AD7249,
PC0 is left low after the first eight bits are transferred and a sec-
ond byte of data is then transferred serially to the AD7249.
When the second serial transfer is complete, the PC0 line is
taken high.
Figure 14 shows the
LDAC input of the AD7249 being driven
from another bit programmable port line (PC1). As a result,
both DACs can be updated simultaneously by taking
LDAC
low after both DACs latches have updated.
AD7249*
68HC11*
LDAC
SCLK
SDIN
SYNC
PC0
SCK
MOSI
*ADDITIONAL PINS OMITTED FOR CLARITY.
PC1
Figure 14. AD7249–68HC11 Interface
AD7249–87C51 Interface
A serial interface between the AD7249 and the 87C51 micro-
controller is shown in Figure 15. TXD of the 87C51 drives
SCLK of the AD7249 while RXD drives the serial data line of
the part. The
SYNC signal is derived from the port line P3.3
and the
LDAC line is driven port line P3.2.
The 87C51 provides the LSB of its SBUF register as the first
bit in the serial data stream. Therefore, the user will have to
ensure that the data in the SBUF register is arranged correctly
so that the don’t care bits are the first to be transmitted to the
AD7249 and the last bit to be sent is the LSB of the word to be
loaded to the AD7249. When data is to be transmitted to the
part, P3.3 is taken low. Data on RXD is valid on the falling
edge of TXD. The 87C51 transmits its serial data in 8-bit bytes
with only eight falling clock edges occurring in the transmit
cycle. To load data to the AD7249, P3.3 is left low after the
first eight bits are transferred, and a second byte of data is then
transferred serially to the AD7249 with DB12 used to select
the appropriate DAC register. When the second serial transfer
is complete, the P3.3 line is taken high and then taken low
again to start the loading sequence to the second DAC (see
timing diagram Figure 8).
Figure 15 shows the
LDAC input of the AD7249 driven from
the bit programmable port line P3.2. As a result, both DAC
outputs can be updated simultaneously by taking the
LDAC
line low following the completion of the write cycle to the sec-
ond DAC. Alternatively
LDAC could be hardwired low and the
analog output will be updated on the sixteenth falling edge of
TXD after the
SYNC signal for the DAC has gone low.
AD7249*
87C51*
LDAC
SCLK
SDIN
SYNC
P3.3
TXD
RXD
*ADDITIONAL PINS OMITTED FOR CLARITY.
P3.2
Figure 15. AD7249–87C51 Interface
APPLICATIONS
OPTO-ISOLATED INTERFACE
In many process control type applications it is necessary to
provide an isolation barrier between the controller and the
unit being controlled. Opto-isolators can provide voltage
isolation in excess of 3 k
Ω. The serial loading structure of the
AD7249 makes it ideal for opto-isolated interfaces as the num-
ber of interface lines is kept to a minimum.
Figure 16 shows a 2-channel isolated interface using the
AD7249.
The sequence of events to program the output channels is as
follows.
1. Take the
SYNC line low.
2. Transmit the 16-bit word for DAC A (DB 12 of the 16-bit
data word selects the DAC, DB12 = 0 to select DAC A) and
bring the
SYNC line high after the 16 bits have been trans-
mitted.
3. Bring
SYNC line low again and transmit 16 bits for DAC B,
bring
SYNC back high at end of transmission.
4. Pulse the
LDAC line low. This updates both output chan-
nels simultaneously on the falling edge of
LDAC.


Podobny numer części - AD7249BR

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7249BR AD-AD7249BR Datasheet
319Kb / 14P
   LC2MOS Dual 12-Bit Serial DACPORT짰
REV. D
AD7249BR-REEL AD-AD7249BR-REEL Datasheet
319Kb / 14P
   LC2MOS Dual 12-Bit Serial DACPORT짰
REV. D
AD7249BRZ AD-AD7249BRZ Datasheet
319Kb / 14P
   LC2MOS Dual 12-Bit Serial DACPORT짰
REV. D
AD7249BRZ-REEL AD-AD7249BRZ-REEL Datasheet
319Kb / 14P
   LC2MOS Dual 12-Bit Serial DACPORT짰
REV. D
More results

Podobny opis - AD7249BR

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7243 AD-AD7243 Datasheet
171Kb / 12P
   LC2MOS 12-Bit Serial DACPORT
REV. A
AD7243ANZ AD-AD7243ANZ Datasheet
161Kb / 12P
   LC2MOS 12-Bit Serial DACPORT
REV. A
AD7243ARZ AD-AD7243ARZ Datasheet
161Kb / 12P
   LC2MOS 12-Bit Serial DACPORT
REV. A
AD7243 AD-AD7243_V01 Datasheet
282Kb / 13P
   LC2MOS 12-Bit Serial DACPORT
Rev. B
AD7247AAR-REEL AD-AD7247AAR-REEL Datasheet
1Mb / 12P
   LC2MOS Dual 12-Bit DACPORT
REV. A
AD7247AARZ AD-AD7247AARZ Datasheet
1Mb / 12P
   LC2MOS Dual 12-Bit DACPORT
REV. A
AD7237 AD-AD7237 Datasheet
1Mb / 7P
   LC2MOS DUAL 12-BIT DACPORT
REV. A
AD7245JNZ AD-AD7245JNZ Datasheet
3Mb / 16P
   LC2MOS 12-BiT DACPORT
AD7233 AD-AD7233 Datasheet
99Kb / 8P
   LC2MOS 12-Bit Serial Mini-DIP DACPORT
REV. A
AD7233ANZ AD-AD7233ANZ Datasheet
95Kb / 8P
   LC2MOS 12-Bit Serial Mini-DIP DACPORT
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com