Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD9050BR Arkusz danych(PDF) 8 Page - Analog Devices

Numer części AD9050BR
Szczegółowy opis  10-Bit, 40 MSPS/60 MSPS A/D Converter
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD9050BR Arkusz danych(HTML) 8 Page - Analog Devices

Back Button AD9050BR Datasheet HTML 4Page - Analog Devices AD9050BR Datasheet HTML 5Page - Analog Devices AD9050BR Datasheet HTML 6Page - Analog Devices AD9050BR Datasheet HTML 7Page - Analog Devices AD9050BR Datasheet HTML 8Page - Analog Devices AD9050BR Datasheet HTML 9Page - Analog Devices AD9050BR Datasheet HTML 10Page - Analog Devices AD9050BR Datasheet HTML 11Page - Analog Devices AD9050BR Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 8 / 12 page
background image
AD9050
–8–
REV. B
THEORY OF OPERATION
Refer to the block diagram on the front page.
The AD9050 employs a subranging architecture with digital
error correction. This combination of design techniques en-
sures true 10-bit accuracy at the digital outputs of the converter.
At the input, the analog signal is buffered by a high speed differ-
ential buffer and applied to a track-and-hold (T/H) that holds
the analog value present when the unit is strobed with an
ENCODE command. The conversion process begins on the
rising edge of this pulse. The two stage architecture completes a
coarse and then a fine conversion of the T/H output signal.
Error correction and decode logic correct and align data from
the two conversions and present the result as a 10-bit parallel
digital word. Output data are strobed on the rising edge of the
ENCODE command. The subranging architecture results in
five pipeline delays for the output data. Refer to the AD9050
Timing Diagram.
USING THE AD9050
3 V System
The digital input and outputs of the AD9050 can be easily
configured to directly interface to 3 V logic systems. The en-
code input (Pin 13) is TTL compatible with a logic threshold of
1.5 V. This input is actually a CMOS stage (refer to Equivalent
Encode Input Stage) with a TTL threshold, allowing operation
with TTL, CMOS and 3 V CMOS logic families. Using 3 V
CMOS logic allows the user to drive the encode directly without
the need to translate to +5 V. This saves the user power and
board space. As with all high speed data converters, the clock
signal must be clean and jitter free to prevent the degradation of
dynamic performance.
The AD9050 outputs can also directly interface to 3 V logic
systems. The digital outputs are standard CMOS stages (refer
to AD9050 Output Stage) with isolated supply pins (Pins 20, 22
VDD). By varying the voltage on the VDD pins, the digital output
levels vary respectively. By connecting Pins 20 and 22 to the
3 V logic supply, the AD9050 will supply 3 V output levels.
Care should be taken to filter and isolate the output supply of
the AD9050 as noise could be coupled into the ADC, limiting
performance.
Analog Input
The analog input of the AD9050 is a differential input buffer
(refer to AD9050 Equivalent Analog Input). The differential
inputs are internally biased at +3.3 V, obviating the need for
external biasing. Excellent performance is achieved whether the
analog inputs are driven single-ended or differential (for best
dynamic performance, impedances at AIN and AINB should
match).
Figure 16 shows typical connections for the analog inputs when
using the AD9050 in a dc coupled system with single ended
signals. All components are powered from a single +5 V supply.
The AD820 is used to offset the ground referenced input signal
to the level required by the AD9050.
AC coupling of the analog inputs of the AD9050 is easily ac-
complished. Figure 17 shows capacitive coupling of a single
ended signal while Figure 18 shows transformer coupling differ-
entially into the AD9050.
+5V
AD8041
1k
1k
+5V
AD9050
9
10
+5V
1k
AD820
VIN
–0.5V to +0.5V
1k
0.1µF
0.1µF
Figure 16. Single Supply, Single Ended, DC Coupled
AD9050
+5V
AD8011
1k
1k
+5V
AD9050
9
10
–5V
VIN
–0.5V to +0.5V
0.1µF
0.1µF
Figure 17. Single Ended, Capacitively Coupled AD9050
+5V
AD8011
1k
1k
+5V
9
10
–5V
VIN
–0.5V to +0.5V
0.1µF
AD9050
T1-1T
50
Figure 18. Differentially Driven AD9050 Using Trans-
former Coupling
The AD830 provides a unique method of providing dc level shift
for the analog input. Using the AD830 allows a great deal of
flexibility for adjusting offset and gain. Figure 19 shows the
AD830 configured to drive the AD9050. The offset is provided
by the internal biasing of the AD9050 differential input (Pin 9).
For more information regarding the AD830, see the AD830
data sheet.
VIN
–0.5V to +0.5V
1
2
3
4
AD830
+15V
–5V
710
9
0.1
µF
+5V
AD9050
Figure 19. Level Shifting with the AD830


Podobny numer części - AD9050BR

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9050 AD-AD9050_15 Datasheet
154Kb / 12P
   10-Bit, 40 MSPS/60 MSPS A/D Converter
REV. B
More results

Podobny opis - AD9050BR

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9050 AD-AD9050_15 Datasheet
154Kb / 12P
   10-Bit, 40 MSPS/60 MSPS A/D Converter
REV. B
AD9057 AD-AD9057 Datasheet
184Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
REV. B
AD9057BRSZ-40 AD-AD9057BRSZ-40 Datasheet
286Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
REV. D
AD9057 AD-AD9057_03 Datasheet
360Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
REV. D
AD9057BRSZ-80 AD-AD9057BRSZ-80 Datasheet
172Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
REV. D
AD9057BRSZ-60 AD-AD9057BRSZ-60 Datasheet
360Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
REV. D
AD9057 AD-AD9057_15 Datasheet
360Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
REV. D
AD9051 AD-AD9051_15 Datasheet
644Kb / 11P
   10-Bit, 60 MSPS A/D Converter
REV. C
logo
Cadeka Microcircuits LL...
SPT7866 CADEKA-SPT7866 Datasheet
148Kb / 8P
   10-BIT, 60 MSPS A/D CONVERTER
logo
Analog Devices
AD9051BRSZ AD-AD9051BRSZ Datasheet
644Kb / 11P
   10-Bit, 60 MSPS A-D Converter
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com