Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD9057-40 Arkusz danych(PDF) 7 Page - Analog Devices

Numer części AD9057-40
Szczegółowy opis  8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD9057-40 Arkusz danych(HTML) 7 Page - Analog Devices

Back Button AD9057-40 Datasheet HTML 3Page - Analog Devices AD9057-40 Datasheet HTML 4Page - Analog Devices AD9057-40 Datasheet HTML 5Page - Analog Devices AD9057-40 Datasheet HTML 6Page - Analog Devices AD9057-40 Datasheet HTML 7Page - Analog Devices AD9057-40 Datasheet HTML 8Page - Analog Devices AD9057-40 Datasheet HTML 9Page - Analog Devices AD9057-40 Datasheet HTML 10Page - Analog Devices AD9057-40 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 12 page
background image
AD9057
–7–
REV. B
THEORY OF OPERATION
The AD9057 combines Analog Devices’ proprietary MagAmp
gray code conversion circuitry with flash converter technology to
provide a high performance, low cost ADC. The design archi-
tecture ensures low power, high speed, and 8-bit accuracy. A
single-ended TTL/CMOS compatible ENCODE input controls
ADC timing for sampling the analog input pin and strobing the
digital outputs (D7–D0). An internal voltage reference (VREF
OUT) may be used to control ADC gain and offset or an exter-
nal reference may be applied.
The analog input signal is buffered at the input of the ADC and
applied to a high speed track-and-hold. The T/H circuit holds
the analog input value during the conversion process (beginning
with the rising edge of the ENCODE command). The T/H’s
output signal passes through the gray code and flash conversion
stages to generate coarse and fine digital representations of the
held analog input level. Decode logic combines the multistage
data and aligns the 8-bit word for strobed outputs on the rising
edge of the ENCODE command. The MagAmp/Flash architec-
ture of the AD9057 results in three pipeline delays for the out-
put data.
USING THE AD9057
Analog Inputs
The AD9057 provides a single-ended analog input impedance of
150 k
Ω. The input requires a dc bias current of 6 µA (typical)
centered near +2.5 V (
±10%). The dc bias may be provided by
the user or may be derived from the ADC’s internal voltage
reference. Figure 14 shows a low cost dc bias implementation
allowing the user to capacitively couple ac signals directly into
the ADC without additional active circuitry. For best dynamic
performance, the VREF OUT pin should be decoupled to
ground with a 0.1
µF capacitor (to minimize modulation of
the reference voltage) and the bias resistor should be approxi-
mately 1 k
Ω. A 1 kΩ bias resistor (±20%) is included within
the AD9057 and may be used to reduce application board size
and complexity.
2
3
7
AD9057
REF OUT
AIN
0.1µF
+5V
VIN
(1V p-p)
REF IN
BIAS OUT
1k
6
0.1µF
Figure 14. Capacitively Coupled AD9057
Figure 15 shows typical connections for high performance dc
biasing using the ADC’s internal voltage reference. All compo-
nents may be powered from a single +5 V supply (in the example
analog input signals are referenced to ground).
2
3
7
AD9057
REF OUT
REF IN
AIN
0.1µF
10k
10k
AD8041
+5V
1k
+5V
1k
VIN
(–0.5V TO +0.5V)
Figure 15. DC Coupled AD9057 (Inverted VIN)
Voltage Reference
A stable and accurate +2.5 V voltage reference is built into the
AD9057 (VREF OUT). The reference output may be used to
set the ADC gain/offset by connecting VREF OUT to VREF IN.
The internal reference is capable of providing 300
µA of drive
current (for dc biasing the analog input or other user circuitry).
Some applications may require greater accuracy, improved
temperature performance, or gain adjustments which cannot be
obtained using the internal reference. An external voltage may
be applied to the VREF IN with VREF OUT disconnected for
gain adjustment of up to
±10% (the VREF IN pin is internally
tied directly to the ADC circuitry). ADC gain and offset will
vary simultaneously with external reference adjustment with a
1:1 ratio (a 2% or 50 mV adjustment to the +2.5 V reference
varies ADC gain by 2% and ADC input range center offset by
50 mV). Theoretical input voltage range versus reference input
voltage may be calculated from the following equations:
VRANGE (p-p)
= VREF IN/2.5
VMIDSCALE
= VREF IN
VTOP-OF-RANGE
= VREF IN + VRANGE/2
VBOTTOM-OF-RANGE = VREF IN – VRANGE/2
Digital Logic (+5 V/+3 V Systems)
The digital inputs and outputs of the AD9057 can easily be
configured to interface directly with +3 V or +5 V logic systems.
The ENCODE and power-down (PWRDN) inputs are CMOS
stages with TTL thresholds of 1.5 V, making the inputs compat-
ible with TTL, +5 V CMOS, and +3 V CMOS logic families.
As with all high speed data converters, the encode signal should
be clean and jitter free to prevent degradation of ADC dynamic
performance.
The AD9057’s digital outputs will also interface directly with
+5 V or +3 V CMOS logic systems. The voltage supply pin
(VDD) for these CMOS stages is isolated from the analog VD
voltage supply. By varying the voltage on this supply pin the
digital output HIGH level will change for +5 V or +3 V systems.
Optimum SNR is obtained running the outputs at +3 V. Care
should be taken to isolate the VDD supply voltage from the +5 V
analog supply to minimize digital noise coupling into the ADC.


Podobny numer części - AD9057-40

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9057-PCB AD-AD9057-PCB Datasheet
207Kb / 12P
   8-Bit 40 MSPS/50 MSPS/80 MSPS Converter
REV. C
More results

Podobny opis - AD9057-40

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9057BRSZ-40 AD-AD9057BRSZ-40 Datasheet
286Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
REV. D
AD9057 AD-AD9057_03 Datasheet
360Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
REV. D
AD9057BRSZ-80 AD-AD9057BRSZ-80 Datasheet
172Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
REV. D
AD9057BRSZ-60 AD-AD9057BRSZ-60 Datasheet
360Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
REV. D
AD9057 AD-AD9057_15 Datasheet
360Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
REV. D
AD9057BRS-80 AD-AD9057BRS-80 Datasheet
207Kb / 12P
   8-Bit 40 MSPS/50 MSPS/80 MSPS Converter
REV. C
AD9050 AD-AD9050 Datasheet
151Kb / 12P
   10-Bit, 40 MSPS/60 MSPS A/D Converter
REV. B
logo
Renesas Technology Corp
HI5714 RENESAS-HI5714 Datasheet
617Kb / 14P
   8-Bit, 40/60/75/80 MSPS A/D Converter
logo
Analog Devices
AD9050 AD-AD9050_15 Datasheet
154Kb / 12P
   10-Bit, 40 MSPS/60 MSPS A/D Converter
REV. B
logo
Intersil Corporation
HI5714 INTERSIL-HI5714 Datasheet
114Kb / 13P
   8-Bit, 40/60/75/80 MSPS A/D Converter
January 1998
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com