Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD9203 Arkusz danych(PDF) 10 Page - Analog Devices

Numer części AD9203
Szczegółowy opis  10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD9203 Arkusz danych(HTML) 10 Page - Analog Devices

Back Button AD9203 Datasheet HTML 6Page - Analog Devices AD9203 Datasheet HTML 7Page - Analog Devices AD9203 Datasheet HTML 8Page - Analog Devices AD9203 Datasheet HTML 9Page - Analog Devices AD9203 Datasheet HTML 10Page - Analog Devices AD9203 Datasheet HTML 11Page - Analog Devices AD9203 Datasheet HTML 12Page - Analog Devices AD9203 Datasheet HTML 13Page - Analog Devices AD9203 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 19 page
background image
REV. 0
AD9203
–10–
INPUT AND REFERENCE OVERVIEW
Like the voltage applied to the top of the resistor ladder in a
flash A/D converter, the value VREF defines the maximum
input voltage to the A/D core. The minimum input voltage to the
A/D core is automatically defined to be –VREF.
The addition of a differential input structure gives the user an
additional level of flexibility that is not possible with traditional
flash converters. The input stage allows the user to easily config-
ure the inputs for either single-ended operation or differential
operation. The A/D’s input structure allows the dc offset of the
input signal to be varied independently of the input span of the
converter. Specifically, the input to the A/D core is the differ-
ence of the voltages applied at the AINP and AINN input
pins. Therefore, the equation,
VCORE = AINP – AINN
(1)
defines the output of the differential input stage and provides
the input to the A/D core.
The voltage, VCORE, must satisfy the condition,
–VREF
≤ V
CORE
≤ VREF
(2)
where VREF is the voltage at the VREF pin.
The actual span (AINP – AINN) of the ADC is
±VREF.
While an infinite combination of AINP and AINN inputs exist
that satisfy Equation 2, an additional limitation is placed on the
inputs by the power supply voltages of the AD9203. The power
supplies bound the valid operating range for AINP and AINN.
The condition,
AVSS – 0.3 V < AINP < AVDD + 0.3 V
(3)
AVSS – 0.3 V < AINN < AVDD + 0.3 V
where AVSS is nominally 0 V and AVDD is nominally +3 V,
defines this requirement. The range of valid inputs for AINP
and AINN is any combination that satisfies both Equations 2
and 3.
INTERNAL REFERENCE CONNECTION
A comparator within the AD9203 will detect the potential of the
VREF pin. If REFSENSE is grounded, the reference amplifier
switch will connect to the resistor divider (see Figure 17). That
will make VREF equal to 1 V. If resistors are placed between
VREF, REFSENSE and ground, the switch will be connected to
the REFSENSE position and the reference amplitude will de-
pend on the external programming resistors (Figure 19). If
REFSENSE is tied to VREF, the switch will also connect to
REFSENSE and the reference voltage will be 0.5 V (Figure 18).
REFTF and REFBF will drive the ADC conversion core and
establish its maximum and minimum span. The range of the
Table I. Modes
Name
Figure Number
Advantages
1 V Differential
Figure 26 with VREF Connected to REFSENSE
Differential Modes Yield the Best Dynamic Performance
2 V Differential
Figure 26 with REFSENSE Connected to AGND
Differential Modes Yield the Best Dynamic Performance
1 V Single-Ended
Figure 18
Video and Applications Requiring Clamping Require
Single-Ended Inputs
2 V Single-Ended
Figure 17
Video and Applications Requiring Clamping Require
Single-Ended Inputs
ADC will equal the twice voltage at the reference pin for both
an internal or external reference.
Figure 17 illustrates the input configured with a 1 V reference.
This will set the single-ended input of the AD9203 in the 2 V
span (2
× VREF). This example shows the AINN input is tied
to the 1 V VREF. This will configure the AD9203 to accept a
2 V input centered around 1 V.
ADC
CORE
+
0.1 F
10 F
AINP
AINN
VREF
0.5V
REFTF
REFBF
REFSENSE
2V
0V
AD9203
0.1 F
0.1 F
0.1 F
10 F
2V
1V
LOGIC
Figure 17. Internal Reference Set for a 2 V Span
Figure 18 illustrates the input configured with a 0.5 V reference.
This will set the single ended input of the ADC in a 1 V span
(2
× VREF). The AINN input is tied to the 0.5 VREF. This will
configure the AD9203 to accept a 1 V input centered around
0.5 V.
ADC
CORE
+
LOGIC
0.1 F
10 F
AINP
AINN
VREF
0.5V
REFTF
REFBF
REFSENSE
1V
0V
0.1 F
1.75V
1.25V
0.1 F
10 F
0.1 F
AD9203
Figure 18. Internal Reference Set for a 1 V Span


Podobny numer części - AD9203

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9203 AD-AD9203 Datasheet
1Mb / 28P
   10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter
REV. B
AD9203 AD-AD9203 Datasheet
1Mb / 28P
   10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter
REV. B
AD9203 AD-AD9203 Datasheet
1Mb / 28P
   10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter
REV. B
AD9203 AD-AD9203 Datasheet
1Mb / 29P
   A/D Converter
AD9203-EB AD-AD9203-EB Datasheet
902Kb / 28P
   High Speed ADC USB FIFO Evaluation Kit
REV. 0
More results

Podobny opis - AD9203

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9203 AD-AD9203_15 Datasheet
1Mb / 28P
   10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter
REV. B
AD9203ARUZ AD-AD9203ARUZ Datasheet
1Mb / 28P
   10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter
REV. B
AD9203ARUZRL7 AD-AD9203ARUZRL7 Datasheet
1Mb / 28P
   10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter
REV. B
AD9203ARUZRL7 AD-AD9203ARUZRL7 Datasheet
1Mb / 28P
   10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter
REV. B
AD9203W AD-AD9203W Datasheet
134Kb / 8P
   10-Bit, 40 MSPS, 3 V, 74 mW Analog-to-Digital Converter
REV. 0
logo
Fairchild Semiconductor
SPT7861 FAIRCHILD-SPT7861 Datasheet
87Kb / 11P
   10-BIT, 40 MSPS, 160 mW A/D CONVERTER
logo
Cadeka Microcircuits LL...
SPT7863 CADEKA-SPT7863 Datasheet
183Kb / 11P
   10-BIT, 40 MSPS, 160 mW A/D CONVERTER
SPT7860 CADEKA-SPT7860 Datasheet
193Kb / 12P
   10-BIT, 40 MSPS, 175 mW A/D CONVERTER
SPT7861 CADEKA-SPT7861 Datasheet
180Kb / 11P
   10-BIT, 40 MSPS, 160 mW A/D CONVERTER
logo
Fairchild Semiconductor
SPT7860 FAIRCHILD-SPT7860 Datasheet
99Kb / 12P
   10-BIT, 40 MSPS, 175 mW A/D CONVERTER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com