Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD9888KS-140 Arkusz danych(PDF) 6 Page - Analog Devices

Numer części AD9888KS-140
Szczegółowy opis  100/140/170/205 MSPS Analog Flat Panel Interface
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD9888KS-140 Arkusz danych(HTML) 6 Page - Analog Devices

Back Button AD9888KS-140 Datasheet HTML 2Page - Analog Devices AD9888KS-140 Datasheet HTML 3Page - Analog Devices AD9888KS-140 Datasheet HTML 4Page - Analog Devices AD9888KS-140 Datasheet HTML 5Page - Analog Devices AD9888KS-140 Datasheet HTML 6Page - Analog Devices AD9888KS-140 Datasheet HTML 7Page - Analog Devices AD9888KS-140 Datasheet HTML 8Page - Analog Devices AD9888KS-140 Datasheet HTML 9Page - Analog Devices AD9888KS-140 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 32 page
background image
REV. A
AD9888
–6–
PIN FUNCTION DESCRIPTIONS
Pin
Description
Inputs
RAIN0
Channel 0 Analog Input for RED
GAIN0
Channel 0 Analog Input for GREEN
BAIN0
Channel 0 Analog Input for BLUE
RAIN1
Channel 1 Analog Input for RED
GAIN1
Channel 1 Analog Input for GREEN
BAIN1
Channel 1 Analog Input for BLUE
High-impedance inputs that accept the RED, GREEN, and BLUE channel graphics signals, respectively. (The six
channels are identical and can be used for any colors; colors are assigned for convenient reference.)
They accommodate input signals ranging from 0.5 V to 1.0 V full scale. Signals should be ac-coupled to these pins to
support clamp operation.
HSYNC0
Channel 0 Horizontal Sync Input
HSYNC1
Channel 1 Horizontal Sync Input
These inputs receive a logic signal that establishes the horizontal timing reference and provides the frequency reference
for pixel clock generation.
The logic sense of this pin is controlled by serial register 0Eh Bit 6 (Hsync Polarity). Only the leading edge of Hsync is
used by the PLL. The trailing edge is used for clamp timing only. When HSPOL = 0, the falling edge of Hsync is used.
When HSPOL = 1, the rising edge is active.
The input includes a Schmitt trigger for noise immunity, with a nominal input threshold of 1.5 V.
VSYNC0
Channel 0 Vertical Sync Input
VSYNC1
Channel 1 Vertical Sync Input
These are the inputs for vertical sync.
SOGIN0
Channel 0 Sync-on-Green Input
SOGIN1
Channel 1 Sync-on-Green Input
This input is provided to assist with processing signals with embedded sync, typically on the GREEN channel. The pin is
connected to a high-speed comparator with an internally generated, variable threshold level, which is nominally set to
0.15 V above the negative peak of the input signal.
When connected to an ac-coupled graphics signal with embedded sync, it will produce a noninverting digital output on
SOGOUT. (This is usually a composite sync signal, containing both vertical and horizontal sync information.)
When not used, this input should be left unconnected. For more details on this function and how it should be config-
ured, refer to the Sync-on-Green section.
CLAMP
External Clamp Input
This logic input may be used to define the time during which the input signal is clamped to the reference dc level
(ground for RGB or midscale for YUV). It should be exercised when the reference dc level is known to be present on
the analog input channels, typically during the back porch of the graphics signal. The CLAMP pin is enabled by setting
the external clamp control (register 0Fh, Bit 7) to 1 (default is 0). When disabled, this pin is ignored and the clamp
timing is determined internally by counting a delay and duration from the trailing edge of the HSYNC input. The logic
sense of this pin is controlled by the clamp polarity control (register 0Fh, Bit 6). When not used, this pin must be grounded
and external clamp programmed to 0.
COAST
Clock Generator Coast Input (Optional)
This input may be used to cause the pixel clock generator to stop synchronizing with HSYNC and continue producing
a clock at its current frequency and phase. This is useful when processing signals from sources that fail to produce horizontal
sync pulses when in the vertical interval or that include equalization pulses. The Coast signal is usually not required for
PC-generated signals.
The logic sense of this pin is controlled by 0FH Bit 3 (Coast Polarity).
When not used, this pin may be grounded and Coast Polarity programmed to 1, or tied HIGH (to VD through a 10 k
Ω resistor)
and Coast Polarity programmed to 0. The Coast Polarity register bit defaults to 1 at power-up.
CKEXT
External Clock Input (Optional)
This pin may be used to provide an external clock to the AD9888, in place of the clock internally generated from
HSYNC. It is enabled by programming the External clock register to 1 (15H, Bit 0). When an external clock is used, all
other internal functions operate normally. When unused, this pin should be tied through a 10 k
Ω resistor to GROUND,
and the External Clock register programmed to 0. The clock phase adjustment still operates when an external clock
source is used.


Podobny numer części - AD9888KS-140

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9888KSZ-100 AD-AD9888KSZ-100 Datasheet
501Kb / 36P
   100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
REV. C
AD9888KSZ-140 AD-AD9888KSZ-140 Datasheet
501Kb / 36P
   100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
REV. C
AD9888KSZ-170 AD-AD9888KSZ-170 Datasheet
501Kb / 36P
   100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
REV. C
More results

Podobny opis - AD9888KS-140

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9888 AD-AD9888_15 Datasheet
501Kb / 36P
   100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
REV. C
AD9888 AD-AD9888_11 Datasheet
501Kb / 36P
   100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
REV. C
AD9884A AD-AD9884A_15 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
AD9884A AD-AD9884A Datasheet
186Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. B
AD9884AKSZ-140 AD-AD9884AKSZ-140 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
logo
National Semiconductor ...
ADCS9888 NSC-ADCS9888 Datasheet
764Kb / 34P
   205/170/140 MSPS Video Analog Front End
ADCS9888 NSC-ADCS9888_05 Datasheet
1Mb / 34P
   205/170/140 MSPS Video Analog Front End
logo
Analog Devices
AD9883A AD-AD9883A Datasheet
229Kb / 28P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. B
AD9985 AD-AD9985_15 Datasheet
355Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9883A AD-AD9883A_15 Datasheet
235Kb / 28P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com