Zakładka z wyszukiwarką danych komponentów |
|
74VCX162839MTD Arkusz danych(PDF) 1 Page - Fairchild Semiconductor |
|
74VCX162839MTD Arkusz danych(HTML) 1 Page - Fairchild Semiconductor |
1 / 7 page © 1999 Fairchild Semiconductor Corporation DS500127 www.fairchildsemi.com March 1998 Revised July 1999 74VCX162839 Low Voltage 20-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs and Outputs and 26 Ω Series Resistors in the Outputs General Description The VCX162839 contains twenty non-inverting selectable buffered or registered paths. The device can be configured to operate in a registered, or flow through buffer mode by utilizing the register enable (REGE) and Clock (CP) sig- nals. The device operates in a 20-bit word wide mode. All outputs can be placed into 3-STATE through use of the OE pin. These devices are ideally suited for buffered or regis- tered 168 pin and 200 pin SDRAM DIMM memory mod- ules. The 74VCX162839 is designed for low voltage (1.65V to 3.6V) VCC applications with I/O compatibility up to 3.6V. The 74VCX162839 is also designed with 26 Ω series resis- tors in the outputs. This design reduces line noise in appli- cations such as memory address drivers, clock drivers, and bus transceivers/transmitters. The 74VCX162839 is fabricated with an advanced CMOS technology to achieve high speed operation while maintain- ing low CMOS power dissipation. Features s Compatible with PC100 and PC133 DIMM module specifications s 1.65V–3.6V VCC supply operation s 3.6V tolerant inputs and outputs s 26 Ω series resistors in the outputs s tPD (CP to On) 4.1 ns max for 3.0V to 3.6V VCC 5.8 ns max for 2.3V to 2.7V VCC 9.8 ns max for 1.65V to 1.95V VCC s Power-off high impedance inputs and outputs s Supports live insertion and withdrawal (Note 1) s Static Drive (IOH/IOL) ±12 mA @ 3.0V V CC ±8 mA @ 2.3V V CC ±3 mA @ 1.65V V CC s Uses patented noise/EMI reduction circuitry s Latch-up performance exceeds 300 mA s ESD performance: Human body model > 2000V Machine model > 200V Note 1: To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver. Ordering Code: Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. Logic Symbol Pin Descriptions Order Number Package Number Package Description 74VCX162839MTD MTD56 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Pin Names Description OE Output Enable Input (Active LOW) I0–I19 Inputs O0–O19 Outputs CP Clock Pulse Input REGE Register Enable Input |
Podobny numer części - 74VCX162839MTD |
|
Podobny opis - 74VCX162839MTD |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |