Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

MC145483ENR2 Arkusz danych(PDF) 6 Page - Freescale Semiconductor, Inc

Numer części MC145483ENR2
Szczegółowy opis  3 V 13-BIT LINEAR PCM CODEC-FILTER
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  FREESCALE [Freescale Semiconductor, Inc]
Strona internetowa  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC145483ENR2 Arkusz danych(HTML) 6 Page - Freescale Semiconductor, Inc

Back Button MC145483ENR2 Datasheet HTML 2Page - Freescale Semiconductor, Inc MC145483ENR2 Datasheet HTML 3Page - Freescale Semiconductor, Inc MC145483ENR2 Datasheet HTML 4Page - Freescale Semiconductor, Inc MC145483ENR2 Datasheet HTML 5Page - Freescale Semiconductor, Inc MC145483ENR2 Datasheet HTML 6Page - Freescale Semiconductor, Inc MC145483ENR2 Datasheet HTML 7Page - Freescale Semiconductor, Inc MC145483ENR2 Datasheet HTML 8Page - Freescale Semiconductor, Inc MC145483ENR2 Datasheet HTML 9Page - Freescale Semiconductor, Inc MC145483ENR2 Datasheet HTML 10Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 24 page
background image
FUNCTIONAL DESCRIPTION
ANALOG INTERFACE AND SIGNAL PATH
The transmit portion of this device includes a low–noise,
three–terminal op amp capable of driving a 2 k
Ω load. This
op amp has inputs of TI+ (Pin 19) and TI– (Pin 18) and its
output is TG (Pin 17). This op amp is intended to be confi-
gured in an inverting gain circuit. The analog signal may be
applied directly to the TG pin if this transmit op amp is inde-
pendently powered down by connecting the TI+ input to the
VDD power supply. The TG pin becomes high impedance
when the transmit op amp is powered down. The TG pin is
internally connected to a 3–pole anti–aliasing pre–filter. This
pre–filter incorporates a 2–pole Butterworth active low–pass
filter, followed by a single passive pole. This pre–filter is fol-
lowed by a single–ended to differential converter that is
clocked at 512 kHz. All subsequent analog processing uti-
lizes fully–differential circuitry. The next section is a fully–dif-
ferential, 5–pole switched–capacitor low–pass filter with a
3.4 kHz frequency cutoff. After this filter is a 3–pole
switched–capacitor high–pass filter having a cutoff fre-
quency of about 200 Hz. This high–pass stage has a trans-
mission zero at dc that eliminates any dc coming from the
analog input or from accumulated op amp offsets in the pre-
ceding filter stages. The high–pass filter may be bypassed or
removed from the signal path by the HB pin. When the high–
pass filter is bypassed, the frequency response extends
down to include dc. The last stage of the high–pass filter is
an autozeroed sample and hold amplifier.
One bandgap voltage reference generator and digital–to–
analog converter (DAC) are shared by the transmit and re-
ceive sections. The autozeroed, switched–capacitor
bandgap reference generates precise positive and negative
reference voltages that are virtually independent of tempera-
ture and power supply voltage. A capacitor array (CDAC) is
combined with a resistor string (RDAC) to implement the
13–bit linear DAC structure. The encode process uses the
DAC, the voltage reference, and a frame–by–frame auto-
zeroed comparator to implement a successive approxima-
tion conversion algorithm. All of the analog circuitry involved
in the data conversion (the voltage reference, RDAC, CDAC,
and comparator) are implemented with a differential architec-
ture.
The receive section includes the DAC described above, a
sample and hold amplifier, a 5–pole, 3400 Hz switched ca-
pacitor low–pass filter with sinX/X correction, and a 2–pole
active smoothing filter to reduce the spectral components of
the switched capacitor filter. The output of the smoothing fil-
ter is buffered by an amplifier, which is output at the RO– pin.
This output is capable of driving a 2 k
Ω load to the VAG pin.
The MC145483 also has a pair of power amplifiers that are
connected in a push–pull configuration. The PI pin is the in-
verting input to the PO– power amplifier. The non–inverting
input is internally tied to the VAG pin. This allows this amplifier
to be used in an inverting gain circuit with two external resis-
tors. The PO+ amplifier has a gain of minus one, and is in-
ternally connected to the PO– output. This complete power
amplifier circuit is a differential (push–pull) amplifier with ad-
justable gain. The power amplifier may be powered down in-
dependently of the rest of the chip by connecting the PI pin to
VDD.
The calibration level for both ADC and DAC of this 13–bit
linear PCM Codec–Filter is referenced to Mu–Law with the
same bit voltage weighting about the zero crossing. This re-
sults in the 0 dBm0 calibration level being 3.20 dB below the
peak sinusoidal level before clipping. Based on the reference
voltage of 0.886 V, the calibration level is 0.436 Vrms or
– 5 dBm at 600
Ω.
The MC145483 has the ability to attenuate the receive
analog output when used in the receive gain adjust mode.
This mode is accessed by applying a logic high to the
BCLKR pin while the rest of the clock pins are clocked nor-
mally. This allows three additional bits that will be used to
control the gain of the analog output to be clocked into the
DR pin following the 13 bits of voice data. Table 1 shows the
attenuation values and the corresponding digital codes.
Table 1. Receive Gain Adjust Mode
Coefficients and Attenuation Weightings
Coefficient
Attenuation in dB
000
0
001
– 3
010
– 6
011
– 9
100
– 12
101
– 15
110
– 18
111
– 21
POWER–DOWN
There are two methods of putting this device into a low
power consumption mode, which makes the device nonfunc-
tional and consumes virtually no power. PDI is the power–
down input pin which, when taken low, powers down the
device. Another way to power the device down is to hold both
the FST and FSR pins low while the BCLKT and MCLK pins
are clocked. When the chip is powered down, the VAG, TG,
RO–, PO+, PO–, and DT outputs are high impedance and
the VAG Ref pin is pulled to the VDD power supply with a non–
linear, high–impedance circuit. To return the chip to the pow-
er–up state, PDI must be high and the FST frame sync pulse
must be present while the BCLKT and MCLK pins are
clocked. The DT output will remain in a high–impedance
state for at least two 8 kHz FST pulses after power–up.
MASTER CLOCK
Since this codec–filter design has a single DAC architec-
ture, the MCLK pin is used as the master clock for all analog
signal processing including analog–to–digital conversion,
digital–to–analog conversion, and for transmit and receive fil-
tering functions of this device. The clock frequency applied to
the MCLK pin may be 256 kHz, 512 kHz, 1.536 MHz,
1.544 MHz, 2.048 MHz, 2.56 MHz, or 4.096 MHz. This de-
vice has a prescaler that automatically determines the proper
divide ratio to use for the MCLK input, which achieves the re-
quired 256 kHz internal sequencing clock. The clocking re-
quirements of the MCLK input are independent of the PCM
data transfer mode (i.e., Long Frame Sync, Short Frame
Sync, whether the device is used in the synchronous modes
or not).
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com


Podobny numer części - MC145483ENR2

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Motorola, Inc
MC145483 MOTOROLA-MC145483 Datasheet
220Kb / 19P
   3V 13-BIT LINEAR PCM CODEC-FILTER
MC145483DW MOTOROLA-MC145483DW Datasheet
220Kb / 19P
   3V 13-BIT LINEAR PCM CODEC-FILTER
MC145483SD MOTOROLA-MC145483SD Datasheet
220Kb / 19P
   3V 13-BIT LINEAR PCM CODEC-FILTER
More results

Podobny opis - MC145483ENR2

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Motorola, Inc
MC145483 MOTOROLA-MC145483 Datasheet
220Kb / 19P
   3V 13-BIT LINEAR PCM CODEC-FILTER
MC145482 MOTOROLA-MC145482 Datasheet
221Kb / 19P
   5V 13-BIT LINEAR PCM CODEC-FILTER
XC145481 MOTOROLA-XC145481 Datasheet
88Kb / 4P
   3 V PCM Codec-Filter
logo
Freescale Semiconductor...
MC14LC5480 FREESCALE-MC14LC5480 Datasheet
1Mb / 24P
   5 V PCM Codec-Filter
logo
Motorola, Inc
MC145402 MOTOROLA-MC145402 Datasheet
137Kb / 16P
   Serial 13-Bit Linear Codec
logo
KODENSHI_AUK CORP.
KK145567 KODENSHI-KK145567 Datasheet
373Kb / 10P
   PCM CODEC - FILTER
logo
Motorola, Inc
MC145554 MOTOROLA-MC145554 Datasheet
342Kb / 20P
   PCM Codec-Filter
logo
LANSDALE Semiconductor ...
ML145554 LANSDALE-ML145554 Datasheet
1Mb / 18P
   PCM Codec-Filter
logo
Integral Corp.
IL145567 INTEGRAL-IL145567 Datasheet
355Kb / 10P
   PCM CODEC - FILTER
logo
LANSDALE Semiconductor ...
ML145554 LANSDALE-ML145554_08 Datasheet
284Kb / 18P
   PCM Codec-Filter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com