Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ML2004 Arkusz danych(PDF) 7 Page - Fairchild Semiconductor

Numer części ML2004
Szczegółowy opis  Logarithmic Gain/Attenuator
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  FAIRCHILD [Fairchild Semiconductor]
Strona internetowa  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

ML2004 Arkusz danych(HTML) 7 Page - Fairchild Semiconductor

Back Button ML2004 Datasheet HTML 3Page - Fairchild Semiconductor ML2004 Datasheet HTML 4Page - Fairchild Semiconductor ML2004 Datasheet HTML 5Page - Fairchild Semiconductor ML2004 Datasheet HTML 6Page - Fairchild Semiconductor ML2004 Datasheet HTML 7Page - Fairchild Semiconductor ML2004 Datasheet HTML 8Page - Fairchild Semiconductor ML2004 Datasheet HTML 9Page - Fairchild Semiconductor ML2004 Datasheet HTML 10Page - Fairchild Semiconductor ML2004 Datasheet HTML 11Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 7 / 11 page
background image
PRODUCT SPECIFICATION
ML2003, ML2004
REV. 1.1.1 3/19/01
7
Functional Description
The ML2003 consists of a coarse gain stage, a fine gain
stage, an output buffer, and a serial/parallel digital interface.
Gain Stages
The analog input, VIN, goes directly into the op amp input in
the coarse gain stage. The coarse gain stage has a gain range
of 0 to 22.5dB in 1.5dB steps.
The fine gain stage is cascaded onto the coarse section. The
fine gain stage has a gain range of 0 to 1.5dB in 0.1dB steps.
In addition, both sections can be programmed for either gain
or attenuation, thus doubling the effective gain range.
The logarithmic steps in each gain stage are generated by
placing the input signal across a resistor string of 16 series
resistors. Analog switches allow the voltage to be tapped
from the resistor string at 16 points. The resistors are sized
such that each output voltage is at the proper logarithimic
ratio relative to the input signal at the top of the string. Atten-
uation is implemented by using the resistor string as a simple
voltage divider, and gain is implemented by using the resis-
tor string as a feedback resistor around an internal op amp.
Gain Settings
Since the coarse and fine gain stages are cascaded, their gains
can be summed logarithmically. Thus, any gain from –24dB to
+24dB in 0.1dB steps can be obtained by combining the
coarse and fine gain settings to yield the desired gain setting.
The relationship between the digital select bits and the corre-
sponding analog gain values is shown in Tables 1 and 2. Note
that C3-C0 selects the coarse gain, F3-F0 selects the fine gain,
and ATTEN/GAIN selects either attenuation or gain.
Output Buffer
The final analog stage is the output buffer. This amplifier has
internal gain of 1 and is designed to drive 600 ohms and
100pF loads. Thus, it is suitable for driving a telephone
hybrid circuit directly without any external amplifier.
Power Supplies
The digital section is powered between VCC and GND, or 5
volts. The analog section is powered between VCC and VSS
and uses AGND as the reference point, or ±5 volts.
GND and AGND are totally isolated inside the device to
minimize coupling from the digital section into the analog
section. However, AGND and GND should be tied together
physically near the device and ideally close to the common
power supply ground connection.
Typically, the power supply rejection of VCC and VSS to the
analog output is greater than –60dB at 1 kHz. If decoupling
of the power supplies is still necessary in a system, VCC and
VSS should be decoupled with respect to AGND.
Powerdown Mode
A powerdown mode can be selected with pin PDN. When
PDN = 1, the device is powered down. In this state, the power
consumption is reduced by removing power from the analog
section and forcing the analog output,VOUT, to a high
impedance state. While the device is in powerdown mode,
the digital section is still functional and the current data
word remains stored in the latch when in serial mode.
When PDN = 0, the device is in normal operation.
Digital Section
The ML2003 can be operated with a serial or parallel
interface. The SER/PAR pin selects the desired interface.
When SER/PAR = 1, the serial mode is selected. When
SER/PAR = 0, the parallel mode is selected. The ML2004
digital interface is serial only.
Serial Mode
Serial mode is selected by setting SER/PAR pin high. The
serial interface allows the gain settings to be set from a serial
data word.
The timing for the serial mode is shown in Figure 10. The
serial input data, SID, is loaded into a shift register on rising
edges of the shift clock, SCK. The data can be parallel
loaded into a latch when the input latch signal, LATI, is high.
The LATI pulse must occur when SCK is low. In this way,
a new data word can be loaded into the shift register without
disturbing the existing data word in the latch.
The parallel outputs of the latch control the attenuation/gain
setting. The order of the data word bits in the latch is shown
in Figure 11. Note that bit 0 is the first bit of the data word
clocked into the shift register. Tables 1 and 2 describe how
the data word programs the gain.
Table 1. Fine Gain Settings (C3-C0 = 0)
F3 F2 F1 F0
Ideal Gain (dB)
ATTEN/GAIN = 1 ATTEN/GAIN = 0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
-.1
-.2
-.3
-.4
-.5
-.6
-.7
-.8
-.9
-1.0
-1.1
-1.2
-1.3
-1.4
-1.5
0
.1
.2
.3
.4
.5
.6
.7
.8
.9
1.0
1.1
1.2
1.3
1.4
1.5


Podobny numer części - ML2004

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Micro Linear Corporatio...
ML2004CP MICRO-LINEAR-ML2004CP Datasheet
2Mb / 12P
   Logarithmic Gain/Attenuator
ML2004IP MICRO-LINEAR-ML2004IP Datasheet
2Mb / 12P
   Logarithmic Gain/Attenuator
More results

Podobny opis - ML2004

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Micro Linear Corporatio...
ML2003 MICRO-LINEAR-ML2003 Datasheet
2Mb / 12P
   Logarithmic Gain/Attenuator
ML2008 MICRO-LINEAR-ML2008 Datasheet
155Kb / 11P
   關P Compatible Logarithmic Gain/Attenuator
logo
Intersil Corporation
AN49.0 INTERSIL-AN49.0 Datasheet
155Kb / 2P
   Digital Audio Amplifier Gain Control using Logarithmic
logo
Dallas Semiconductor
DS1800 DALLAS-DS1800 Datasheet
428Kb / 14P
   Dual Inverting Log Gain/Attenuator
logo
Burr-Brown (TI)
4127 BURR-BROWN-4127 Datasheet
510Kb / 8P
   LOGARITHMIC AMPLIFIER
logo
Texas Instruments
TL441AM TI-TL441AM_06 Datasheet
246Kb / 15P
[Old version datasheet]   LOGARITHMIC AMPLIFIER
TL441CN TI-TL441CN Datasheet
563Kb / 20P
[Old version datasheet]   LOGARITHMIC AMPLIFIER
logo
Analog Devices
HMC948LP3E AD-HMC948LP3E Datasheet
654Kb / 8P
   LOGARITHMIC DETECTOR
logo
Texas Instruments
TL441-EP TI1-TL441-EP Datasheet
576Kb / 18P
[Old version datasheet]   LOGARITHMIC AMPLIFIER
logo
Analog Devices
HMC1094 AD-HMC1094 Datasheet
563Kb / 14P
   Logarithmic Detector
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com