Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD9203 Arkusz danych(PDF) 11 Page - Analog Devices

Numer części AD9203
Szczegółowy opis  10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD9203 Arkusz danych(HTML) 11 Page - Analog Devices

Back Button AD9203 Datasheet HTML 7Page - Analog Devices AD9203 Datasheet HTML 8Page - Analog Devices AD9203 Datasheet HTML 9Page - Analog Devices AD9203 Datasheet HTML 10Page - Analog Devices AD9203 Datasheet HTML 11Page - Analog Devices AD9203 Datasheet HTML 12Page - Analog Devices AD9203 Datasheet HTML 13Page - Analog Devices AD9203 Datasheet HTML 14Page - Analog Devices AD9203 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 28 page
background image
AD9203
Rev. B | Page 11 of 28
OPERATIONS
THEORY OF OPERATION
The AD9203 implements a pipelined multistage architecture to
achieve high sample rates while consuming low power. It
distributes the conversion over several smaller A/D subblocks,
refining the conversion with progressively higher accuracy as it
passes the results from stage to stage. As a consequence of the
distributed conversion, the AD9203 requires a small fraction of
the 1023 comparators used in a traditional 10-bit flash-type
A/D. A sample-and-hold function within each of the stages
permits the first stage to operate on a new input sample while
the remaining stages operate on preceding samples.
Each stage of the pipeline, excluding the last, consists of a low
resolution flash A/D connected to a switched capacitor DAC
and interstage residue amplifier (MDAC). The residue amplifier
magnifies the difference between the reconstructed DAC output
and the flash input for the next stage in the pipeline. One bit of
redundancy is used in each one of the stages to facilitate digital
correction of flash errors. The last stage simply consists of a
flash A/D.
The input of the AD9203 incorporates a novel structure that
merges the input sample-and-hold amplifier (SHA) and the first
pipeline residue amplifier into a single, compact switched
capacitor circuit. This structure achieves considerable noise and
power savings over a conventional implementation that uses
separate amplifiers by eliminating one amplifier in the pipeline.
By matching the sampling network of the input SHA with the
first stage flash A/D, the AD9203 can sample inputs well
beyond the Nyquist frequency with no degradation in
performance. Sampling occurs on the falling edge of the clock.
OPERATIONAL MODES
The AD9203 may be connected in several input configurations,
as shown in Table 4.
The AD9203 may be driven differentially from a source that
keeps the signal peaks within the power supply rails.
Alternatively, the input may be driven into AINP or AINN from
a single-ended source. The input span will be 2 the
programmed reference voltage. One input will accept the signal,
while the opposite input will be set to midscale by connecting it
to the internal or an external reference. For example, a 2 V p-p
signal may be applied to AINP while a 1 V reference is applied
to AINN. The AD9203 will then accept a signal varying
between 2 V and 0 V. See Figure 19, Figure 20, and Figure 21 for
more details.
The single-ended (ac-coupled) input of the AD9203 may also be
clamped to ground by the internal clamp switch. This is
accomplished by connecting the CLAMP pin to AINN or AINP.
Digital output formats may be configured in binary and twos
complement. This is determined by the potential on the DFS
pin. If the pin is set to Logic 0, the data will be in straight binary
format. If the pin is asserted to Logic 1, the data will be in twos
complement format.
Power consumption may be reduced by placing a resistor
between PWRCON and AVSS. This may be done to conserve
power when not encoding high-speed analog input frequencies
or sampling at the maximum conversion rate. See the
Power Control section for more information.
Table 4. Modes
Name
Figure Number
Advantages
1 V Differential
Figure 28 with VREF Connected to
REFSENSE
Differential Modes Yield the Best Dynamic Performance
2 V Differential
Figure 28 with REFSENSE Connected to
AGND
Differential Modes Yield the Best Dynamic Performance
1 V Single-Ended
Figure 20
Video and Applications Requiring Clamping Require Single-Ended Inputs
2 V Single-Ended
Figure 19
Video and Applications Requiring Clamping Require Single-Ended Inputs


Podobny numer części - AD9203

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9203 AD-AD9203 Datasheet
216Kb / 19P
   10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter
REV. 0
AD9203 AD-AD9203 Datasheet
1Mb / 28P
   10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter
REV. B
AD9203 AD-AD9203 Datasheet
1Mb / 28P
   10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter
REV. B
AD9203 AD-AD9203 Datasheet
1Mb / 29P
   A/D Converter
AD9203-EB AD-AD9203-EB Datasheet
216Kb / 19P
   10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter
REV. 0
More results

Podobny opis - AD9203

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9203 AD-AD9203_15 Datasheet
1Mb / 28P
   10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter
REV. B
AD9203ARUZRL7 AD-AD9203ARUZRL7 Datasheet
1Mb / 28P
   10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter
REV. B
AD9203 AD-AD9203 Datasheet
216Kb / 19P
   10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter
REV. 0
AD9203ARUZRL7 AD-AD9203ARUZRL7 Datasheet
1Mb / 28P
   10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter
REV. B
AD9203W AD-AD9203W Datasheet
134Kb / 8P
   10-Bit, 40 MSPS, 3 V, 74 mW Analog-to-Digital Converter
REV. 0
logo
Fairchild Semiconductor
SPT7861 FAIRCHILD-SPT7861 Datasheet
87Kb / 11P
   10-BIT, 40 MSPS, 160 mW A/D CONVERTER
logo
Cadeka Microcircuits LL...
SPT7863 CADEKA-SPT7863 Datasheet
183Kb / 11P
   10-BIT, 40 MSPS, 160 mW A/D CONVERTER
SPT7860 CADEKA-SPT7860 Datasheet
193Kb / 12P
   10-BIT, 40 MSPS, 175 mW A/D CONVERTER
SPT7861 CADEKA-SPT7861 Datasheet
180Kb / 11P
   10-BIT, 40 MSPS, 160 mW A/D CONVERTER
logo
Fairchild Semiconductor
SPT7860 FAIRCHILD-SPT7860 Datasheet
99Kb / 12P
   10-BIT, 40 MSPS, 175 mW A/D CONVERTER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com