Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD9215BRU-65EB Arkusz danych(PDF) 9 Page - Analog Devices

Numer części AD9215BRU-65EB
Szczegółowy opis  High Speed ADC USB FIFO Evaluation Kit
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD9215BRU-65EB Arkusz danych(HTML) 9 Page - Analog Devices

Back Button AD9215BRU-65EB Datasheet HTML 5Page - Analog Devices AD9215BRU-65EB Datasheet HTML 6Page - Analog Devices AD9215BRU-65EB Datasheet HTML 7Page - Analog Devices AD9215BRU-65EB Datasheet HTML 8Page - Analog Devices AD9215BRU-65EB Datasheet HTML 9Page - Analog Devices AD9215BRU-65EB Datasheet HTML 10Page - Analog Devices AD9215BRU-65EB Datasheet HTML 11Page - Analog Devices AD9215BRU-65EB Datasheet HTML 12Page - Analog Devices AD9215BRU-65EB Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 28 page
background image
HSC-ADC-EVALB-SC/HSC-ADC-EVALB-DC
Rev. 0 | Page 9 of 28
THEORY OF OPERATION
The FIFO evaluation board can be divided into several circuits,
each of which plays an important part in acquiring digital data
from the ADC and allows the PC to upload and process that
data. The evaluation kit is based around the IDT72V283 FIFO
chip from Integrated Device Technology, Inc (IDT). The system
can acquire digital data at speeds up to 133 MSPS and data
record lengths up to 32 kB using the HSC-ADC-EVALB-SC
FIFO evaluation kit. The HSC-ADC-EVALB-DC, which has
two FIFO chips, is available to evaluate multichannel ADCs or
demultiplexed data from ADCs sampling faster than 133 MSPS.
A USB 2.0 microcontroller communicating with ADC Analyzer
allows for easy interfacing to newer computers using the USB 2.0
(USB 1.1-compatible) interface.
The process of filling the FIFO chip or chips and reading the
data back requires several steps. First, ADC Analyzer initiates
the FIFO chip fill process. The FIFO chips are reset, using a
master reset signal (MRS). The USB microcontroller is then
suspended, which turns off the USB oscillator and ensures that
it does not add noise to the ADC input. After the FIFO chips
completely fill, the full flags from the FIFO chips send a signal
to the USB microcontroller to wake up the microcontroller
from suspend. ADC Analyzer waits for approximately 30 ms
and then begins the readback process.
During the readback process, the acquisition of data from
FIFO 1 (U201) or FIFO 2 (U101) is controlled via Signal OEA
and Signal OEB. Because the data outputs of both FIFO chips
drive the same 16-bit data bus, the USB microcontroller
controls the OEA and OEB signals to read data from the correct
FIFO chip. From an application standpoint, ADC Analyzer
sends commands to the USB microcontroller to initiate a read
from the correct FIFO chip, or from both FIFO chips in dual or
demultiplexed mode.
CLOCKING DESCRIPTION
Each channel of the buffer memory requires a clock signal to
capture data. These clock signals are normally provided by the
ADC evaluation board and are passed along with the data
through Connector J104 (Pin 37 for both Channel A and
Channel B). If only a single clock is passed for both channels,
they can be connected together by Jumper J303.
Jumpers J304 and J305 at the output of the LVDS receiver allow
the output clock to be inverted by the LVDS receiver. By default,
the clock outputs are inverted by the LVDS receiver.
The single-ended clock signal from each data channel is
buffered and converted to a differential CMOS signal by two
gates of a low voltage differential signal (LVDS) receiver, U301.
This allows the clock source for each channel to be CMOS,
TTL, or ECL.
The clock signals are ac-coupled by 0.1 μF capacitors.
Potentiometer R312 and Potentiometer R315 allow for fine
tuning the threshold of the LVDS gates. In applications where
fine-tuning the threshold is critical, these potentiometers can be
replaced with a higher resistance value to increase the
adjustment range. Resistors R301, R302, R303, R304, R311,
R313, R314, and R316 set the static input to each of the
differential gates to a dc voltage of approximately 1.5 V.
At assembly, Solder Jumper J310 to Solder Jumper J313 are set
to bypass the potentiometer. For fine adjustment using the pot,
the solder jumpers must be removed, and R312 and R315 must
be populated.
U302, an XOR gate array, is included in the design to let users
add gate delays to the FIFO memory chip clock paths. They are
not required under normal conditions and are bypassed at
assembly by Jumper J314 and Jumper J315. Jumper J306 and
Jumper J307 allow the clock signals to be inverted through an
XOR gate. In the default setting, the clocks are not inverted by
the XOR gate.
The clock paths described above determine the WRT_CLK1 and
WRT_CLK2 signals at each FIFO memory chip (U101 and
U201). The timing options above should let you choose a clock
signal that meets the setup and hold time requirements to
capture valid data.
A clock generator can be applied directly to S1 and/or S3. This
clock generator should be the same unit that provides the clock
for the ADC. These clock paths are ac-coupled, so that a sine
wave generator can be used. DC bias can be adjusted by
R301/R302 and R303/R304.
The DS90LV048A differential line receiver is used to square the
clock signal levels applied externally to the FIFO evaluation
board. The output of this clock receiver can either directly drive
the write clock of the IDT72V283 FIFO(s), or first pass through
the XOR gate timing circuitry described above.
SPI DESCRIPTION
The Cypress IC (U502) supports the HSC SPI standard to allow
programming of ADCs that have SPI-accessible register maps.
U102 is a buffer that drives the 4-wire SPI (SCLK, SDI, SDO,
CSB1) through the 120-pin connector (J104) on the third or top
row. J502 is an auxiliary SPI connector to monitor the SPI
signals connected directly to the Cypress IC. For more
information on this and other functions, consult the user
manual titled Interfacing to High Speed ADCs via SPI at
www.analog.com/hsc-FIFO.
1 Note that CSB1 is the default CSB line used.


Podobny numer części - AD9215BRU-65EB

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9215BRU-65EB AD-AD9215BRU-65EB Datasheet
1Mb / 36P
   10-Bit, 65/80/105 MSPS, 3V A/D Converter
REV. A
More results

Podobny opis - AD9215BRU-65EB

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
HSC-ADC-EVALA-DC AD-HSC-ADC-EVALA-DC_15 Datasheet
2Mb / 44P
   High Speed ADC USB FIFO Evaluation Kit
HSC-ADC-EVALA-SC AD-HSC-ADC-EVALA-SC_15 Datasheet
2Mb / 44P
   High Speed ADC USB FIFO Evaluation Kit
logo
List of Unclassifed Man...
UMFT60X ETC2-UMFT60X Datasheet
1Mb / 24P
   UMFT60x FIFO TO USB 3.0 Bridge Evaluation Board
logo
STMicroelectronics
TS613 STMICROELECTRONICS-TS613 Datasheet
166Kb / 2P
   High-speed operational amplifier evaluation board kit
logo
Future Technology Devic...
FT4232H-56Q FTDI-FT4232H-56Q Datasheet
728Kb / 18P
   USB Hi-Speed FT4232H Evaluation
FT2232HQ-REEL FTDI-FT2232HQ-REEL Datasheet
1Mb / 90P
   Dual High Speed USB to Multipurpose UART/FIFO IC
FT2232H FTDI-FT2232H_12 Datasheet
2Mb / 67P
   Dual High Speed USB to Multipurpose UART/FIFO IC
FT2232H-56Q FTDI-FT2232H-56Q Datasheet
721Kb / 17P
   USB Hi-Speed FT2232H Evaluation
logo
STMicroelectronics
UM0068 STMICROELECTRONICS-UM0068 Datasheet
505Kb / 17P
   USB low-speed evaluation board
logo
Future Technology Devic...
FT2232H FTDI-FT2232H_10 Datasheet
1Mb / 63P
   DUAL HIGH SPEED USB TO MULTIPURPOSE UART/FIFO IC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com