Zakładka z wyszukiwarką danych komponentów |
|
0W588-002-XUA Arkusz danych(PDF) 1 Page - ON Semiconductor |
|
0W588-002-XUA Arkusz danych(HTML) 1 Page - ON Semiconductor |
1 / 43 page ©2008 SCILLC. All rights reserved. Publication Order Number: June 2008 – Rev. 16 BELASIGNA200/D BelaSigna 200 1.0 General Description BelaSigna 200 is a high-performance, programmable, mixed-signal digital signal processor (DSP) that is based on ON Semiconductor’s patented second-generation SignaKlara™ technology. This single-chip solution is ideally suited for embedded applications where audio performance, low power consumption and miniaturization are critical. BelaSigna 200 targets a wide variety of digital speech- and audio-centric applications, including: Communication headsets Smart phones Personal digital assistants (PDAs) Hands-free car kits Bluetooth™ wireless technology systems BelaSigna 200 provides numerous analog and digital interfaces including parallel, serial, synchronous, and asynchronous interfaces to facilitate the connection with transducers from various applications. BelaSigna 200 contains two primary processing blocks, which all work together to provide a complete audio processing chain. The analog section includes two 16-bit A/D converters and two 16-bit D/A converters. Two on-chip direct digital output stages allow BelaSigna 200 to drive various output transducers directly, eliminating the need for external power amplifiers. BelaSigna 200 features internal clock generation and power regulation for excellent noise and power performance. Two DSP subsystems operate concurrently: the RCore, which is a fully programmable DSP core, and the weighted overlap-add (WOLA) filterbank coprocessor, which is a dedicated, configurable processor that executes time-frequency domain transforms and other vector- based computations. In addition to these processors, there are several other peripherals, which optimize the architecture to audio processing, such as the onput/output processor (IOP) – an audio-targeted direct memory access (DMA) processor, which runs in the background and manages the data flow between the converters and the two processors. The BelaSigna 200 functional block diagram is shown in Figure 1. Figure 1: BelaSigna 200 Functional Block Diagram |
Podobny numer części - 0W588-002-XUA |
|
Podobny opis - 0W588-002-XUA |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |