Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7245A Arkusz danych(PDF) 9 Page - Analog Devices

Numer części AD7245A
Szczegółowy opis  LC2MOS 12-Bit DACPORTs
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7245A Arkusz danych(HTML) 9 Page - Analog Devices

Back Button AD7245A Datasheet HTML 5Page - Analog Devices AD7245A Datasheet HTML 6Page - Analog Devices AD7245A Datasheet HTML 7Page - Analog Devices AD7245A Datasheet HTML 8Page - Analog Devices AD7245A Datasheet HTML 9Page - Analog Devices AD7245A Datasheet HTML 10Page - Analog Devices AD7245A Datasheet HTML 11Page - Analog Devices AD7245A Datasheet HTML 12Page - Analog Devices AD7245A Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 16 page
background image
AD7245A/AD7248A
REV. B
–9–
The data held in the DAC latch determines the analog output of
the converter. Data is latched into the DAC latch on the rising
edge of
LDAC. This LDAC signal is an asynchronous signal
and is independent of
WR. This is useful in many applications.
However, in systems where the asynchronous
LDAC can occur
during a write cycle (or vice versa) care must be taken to ensure
that incorrect data is not latched through to the output. For
example, if
LDAC goes LOW while WR is “LOW,” then the
LDAC signal must stay LOW for t
7 or longer after WR goes
high to ensure correct data is latched through to the output.
Table I. AD7245A Truth Table
CLR LDAC WR
CS
Function
H
L
L
L
Both Latches are Transparent
H
H
H
X
Both Latches are Latched
H
H
X
H
Both Latches are Latched
H
H
L
L
Input Latches Transparent
HH
g
L
Input Latches Latched
H
L
H
H
DAC Latches Transparent
H
g
H
H
DAC Latches Latched
L
X
X
X
DAC Latches Loaded with all 0s
g
H
H
H
DAC Latches Latched with All
0s and Output Remains at
0 V or –5 V
g
L
L
L
Both Latches are Transparent
and Output Follows Input Data
H = High State, L = Low State, X = Don’t Care
The contents of the DAC latch are reset to all 0s by a low level
on the
CLR line. With both latches transparent, the CLR line
functions like a zero override with the output brought to 0 V in
the unipolar mode and –5 V in the bipolar mode for the dura-
tion of the
CLR pulse. If both latches are latched, a “LOW”
pulse on the
CLR input latches all 0s into the DAC latch and the
output remains at 0 V (or –5 V) after the
CLR line has returned
“HIGH.” The
CLR line can be used to ensure power-up to 0 V
on the AD7245A output in unipolar operation and is also use-
ful, when used as a zero override, in system calibration cycles.
Figure 4 shows the input control logic for the AD7245A and the
write cycle timing for the part is shown in Figure 5.
LDAC
CLR
WR
CS
DAC LATCH
INPUT LATCH
INPUT DATA
Figure 4. AD7245A Input Control Logic
CS
WR
LDAC
DATA
VALID
DATA
5V
0V
5V
0V
5V
0V
5V
0V
t3
t4
t5
t6
HIGH IMPEDANCE
BUS
NOTES
1. SEE TIMING SPECIFICATIONS.
2. ALL INPUT RISE AND FALL TIMES MEASURES FROM 10% TO
90% OF 5V,
tr = tf = 5ns.
3.TIMING MEASUREMENT REFERENCE LEVEL IS
VINH + V INL
2
4. IF
LDAC IS ACTIVATED WHILE WR IS LOW, LDAC MUST STAY
t1
t2
t7
LOW FOR
t7 OR LONGER AFTER WR GOES HIGH.
Figure 5. AD7245A Write Cycle Timing Diagram
INTERFACE LOGIC INFORMATION—AD7248A
The input loading structure on the AD7248A is configured for
interfacing to microprocessors with an 8-bit wide data bus. The
part contains two 12-bit latches—an input latch and a DAC
latch. Only the data held in the DAC latch determines the ana-
log output from the converter. The truth table for AD7248A
operation is shown in Table II, while the input control logic
diagram is shown in Figure 6.
LDAC
CSMSB
CSLSB
WR
DAC LATCH
UPPER
4 BITS
OF INPUT
LATCH
LOWER
8 BITS
OF INPUT
LATCH
DB7 – DB0
12
4
8
8
Figure 6. AD7248A Input Control Logic
CSMSB, CSLSB and WR control the loading of data from the
external data bus to the input latch. The eight data inputs on
the AD7248A accept right justified data. This data is loaded to
the input latch in two separate write operations.
CSLSB and
WR control the loading of the lower 8-bits into the 12-bit wide
latch. The loading of the upper 4-bit nibble is controlled by
CSMSB and WR. All control inputs are level triggered, and
input data for either the lower byte or upper 4-bit nibble is
latched into the input latches on the rising edge of
WR (or
either
CSMSB or CSLSB). The order in which the data is
loaded to the input latch (i.e., lower byte or upper 4-bit nibble
first) is not important.


Podobny numer części - AD7245A

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7245A AD-AD7245A Datasheet
306Kb / 16P
   LC2MOS 12-Bit DACPORTs
REV. A
AD7245A AD-AD7245A Datasheet
669Kb / 16P
   LC2MOS 12-Bit DACPORTs
REV. B
AD7245A AD-AD7245A Datasheet
669Kb / 16P
   LC2MOS 12-Bit DACPORTs
REV. B
AD7245AAN AD-AD7245AAN Datasheet
306Kb / 16P
   LC2MOS 12-Bit DACPORTs
REV. A
AD7245AAN AD-AD7245AAN Datasheet
669Kb / 16P
   LC2MOS 12-Bit DACPORTs
REV. B
More results

Podobny opis - AD7245A

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7245A AD-AD7245A Datasheet
306Kb / 16P
   LC2MOS 12-Bit DACPORTs
REV. A
AD7245ABRZ AD-AD7245ABRZ Datasheet
669Kb / 16P
   LC2MOS 12-Bit DACPORTs
REV. B
AD7245AARZ AD-AD7245AARZ Datasheet
669Kb / 16P
   LC2MOS 12-Bit DACPORTs
REV. B
AD7237A AD-AD7237A Datasheet
392Kb / 12P
   LC2MOS Dual 12-Bit DACPORTs
REV. 0
AD7245A AD-AD7245A_15 Datasheet
703Kb / 16P
   LC MOS 12-Bit DACPORTs
REV. B
AD7248A AD-AD7248A_15 Datasheet
703Kb / 16P
   LC MOS 12-Bit DACPORTs
REV. B
AD7247A AD-AD7247A_15 Datasheet
395Kb / 12P
   LC MOS Dual 12-Bit DACPORTs
REV. 0
AD7237A AD-AD7237A_15 Datasheet
395Kb / 12P
   LC MOS Dual 12-Bit DACPORTs
REV. 0
AD7245JNZ AD-AD7245JNZ Datasheet
3Mb / 16P
   LC2MOS 12-BiT DACPORT
AD7245 AD-AD7245 Datasheet
1Mb / 16P
   LC2MOS 12-Bit DACPORT
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com