Zakładka z wyszukiwarką danych komponentów |
|
AD9032 Arkusz danych(PDF) 5 Page - Analog Devices |
|
AD9032 Arkusz danych(HTML) 5 Page - Analog Devices |
5 / 8 page AD9032 REV. 0 –5– PIN DESCRIPTIONS Pin Name Description 1 GAIN Can be used to null out initial gain ADJUST error of ADC. Normally open. 2 OFFSET Can be used to null out initial off- ADJUST set error of ADC. Normally open. 3, 5, 6, GROUND All ground pins should be connect 14, 21, ed together and to low-impedance 22, 35, 40 ground plane near AD9034. 4 ANALOG Analog input to ADC, ±1.024 V INPUT input range; 100 Ω input resist- ance; 7 pF input capacitance. 7, 8, 9, 15, DNC Do not connect. Internal test 16, 36, 37 points. 10 OVERFLOW ECL-compatible output; normally low. High when analog input > +FS. 11 DATA ECL-compatible output. Rising READY edge of signal suitable, for exter- nally latching D0 – D11. 12, 17, –VS –5.2 V supply voltage. 20, 38 13, 39 +VS +5.0 V supply voltage. 18 ENCODE Differential ECL convert command. 19 ENCODE Sampling occurs on rising edge; no internal terminations. 23–34 D0–D11 ECL-compatible digital outputs; 2s complement coding. THEORY OF OPERATION The AD9032 is a digitally corrected subranging analog-to-digital converter (ADC) optimized for fast sampling rates and dynamic range. Refer to the block diagram on the first page. The AD9032 is a vertically integrated structure consisting of a track- and-hold (T/H) amplifier, a combined flash ADC and digital-to- analog (DAC), a summation amplifier, digital error correction logic, and timing circuits. Reference circuits to generate stable DC voltages and currents that maintain the static accuracy of the device are also included, but are not shown on the block diagram. Internally, the monolithic T/H (AD9101) provides fast settling and acquisition times while minimizing distortion introduced by the sampling process. The unique design of the sampling bridge allows accurate sampling of high slew rate signals with negligible distortion. The effects of jitter and other aperture errors have been reduced to provide dynamic performance previously un- available in monolithic and discrete designs. At the output of the T/H amplifier, the analog input is converted by the first (5-bit) ADC. This 12-bit representation of the input value is stored in the digital error correction logic. It is also con- verted back to an analog signal by the 14-bit-accurate DAC on the same chip with the ADC. The 32 DAC current sources are steered directly by the outputs of the 32 input comparators on the 5-bit ADC. This minimizes propagation delay through the DAC, and allows the summation of the DAC signal and the held output of the T/H to settle quickly. The hold time of the T/H is optimized to allow sufficient settling time without sacrificing the acquisition time necessary to acquire the next sample. The residue signal, representing the difference between the 5-bit conversion (DAC output) and the input signal held by the T/H, is amplified by the summation amplifier. During the tracking pe- riod of the T/H, this residue signal can be much larger than the input range of the 8-bit ADC and would saturate the output stage of a normal amplifier. To protect the ADC and maintain fast settling times under all conditions, the summation amplifier is a custom design with clamping circuits that prevent satura- tion, limit the output voltage, and preserve settling time. The 8-bit flash ADC determines the 7 least significant bits (LSBs) of the 12-bit conversion and generates a correction bit for any small errors created by inaccuracies in the first 5-bit con- version. This 8-bit signal and the 5-bit quantization are com- bined to obtain a 12-bit-accurate representation of the analog input voltage. PIN DESIGNATIONS GROUND +V S –V S DNC DNC GROUND D 0 (LSB) D 1 D 5 D 6 D 7 D 8 D 9 D 10 D 11 (MSB) GROUND GROUND DNC DNC GROUND ANALOG INPUT GROUND GROUND DNC DNC OVERFLOW DATA READY –V S +V S GROUND DNC DNC –V S DNC ENCODE –V S DIGITAL ENCODE 140 5 10 15 20 21 26 31 36 16 17 18 19 22 23 24 25 27 28 29 30 32 33 34 35 37 38 39 2 3 4 6 7 8 9 11 12 13 14 TOP VIEW (Not to Scale) AD9032 D 2 D 3 D 4 OBSOLETE |
Podobny numer części - AD9032_15 |
|
Podobny opis - AD9032_15 |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |