Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD5439 Arkusz danych(PDF) 6 Page - Analog Devices

Numer części AD5439
Szczegółowy opis  Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD5439 Arkusz danych(HTML) 6 Page - Analog Devices

Back Button AD5439_15 Datasheet HTML 2Page - Analog Devices AD5439_15 Datasheet HTML 3Page - Analog Devices AD5439_15 Datasheet HTML 4Page - Analog Devices AD5439_15 Datasheet HTML 5Page - Analog Devices AD5439_15 Datasheet HTML 6Page - Analog Devices AD5439_15 Datasheet HTML 7Page - Analog Devices AD5439_15 Datasheet HTML 8Page - Analog Devices AD5439_15 Datasheet HTML 9Page - Analog Devices AD5439_15 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 29 page
background image
Data Sheet
AD5429/AD5439/AD5449
Rev. E | Page 5 of 28
TIMING CHARACTERISTICS
All input signals are specified with tR = tF = 1 ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2. VDD = 2.5 V to 5.5 V,
VREF = 10 V, IOUT2 = 0 V, temperature range for Y version: −40°C to +125°C. All specifications TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter1
Limit at TMIN, TMAX
Unit
Conditions/Comments2
fSCLK
50
MHz max
Maximum clock frequency
t1
20
ns min
SCLK cycle time
t2
8
ns min
SCLK high time
t3
8
ns min
SCLK low time
t4
13
ns min
SYNC falling edge to SCLK falling edge setup time
t5
5
ns min
Data setup time
t6
4
ns min
Data hold time
t7
5
ns min
SYNC rising edge to SCLK falling edge
t8
30
ns min
Minimum SYNC high time
t9
0
ns min
SCLK falling edge to LDAC falling edge
t10
12
ns min
LDAC pulse width
t11
10
ns min
SCLK falling edge to LDAC rising edge
t123
25
ns min
SCLK active edge to SDO valid, strong SDO driver
60
ns min
SCLK active edge to SDO valid, weak SDO driver
t13
12
ns min
CLR pulse width
t14
4.5
ns min
SYNC rising edge to LDAC falling edge
Update Rate
2.47
MSPS
Consists of cycle time, SYNC high time, data setup, and output voltage settling time
1
Guaranteed by design and characterization, not subject to production test.
2
Falling or rising edge as determined by the control bits of the serial word. Strong or weak SDO driver selected via the control register.
3
Daisy-chain and readback modes cannot operate at maximum clock frequency. SDO timing specifications are measured with a load circuit, as shown in Figure 5.
TIMING DIAGRAMS
t1
t2
t3
t7
t8
t4
t5
t6
t9
t10
t11
DB15
DB0
SCLK
SDIN
LDAC1
LDAC2
SYNC
1ASYNCHRONOUS LDAC UPDATE MODE.
2SYNCHRONOUS LDAC UPDATE MODE.
NOTES
1. ALTERNATIVELY, DATA CAN BE CLOCKED INTO THE INPUT SHIFT REGISTER ON THE RISING EDGE OF SCLK AS
DETERMINED BY THE CONTROL BITS. TIMING IS AS ABOVE, WITH SCLK INVERTED.
Figure 2. Standalone Mode Timing Diagram


Podobny numer części - AD5439_15

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD5439YRU AD-AD5439YRU Datasheet
860Kb / 32P
   Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface
REV. 0
AD5439YRU AD-AD5439YRU Datasheet
619Kb / 32P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
REV. C
AD5439YRU AD-AD5439YRU Datasheet
717Kb / 28P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
Rev. E
AD5439YRU-REEL AD-AD5439YRU-REEL Datasheet
860Kb / 32P
   Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface
REV. 0
AD5439YRU-REEL AD-AD5439YRU-REEL Datasheet
619Kb / 32P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
REV. C
More results

Podobny opis - AD5439_15

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD5449YRUZ AD-AD5449YRUZ Datasheet
619Kb / 32P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
REV. C
AD5429 AD-AD5429_13 Datasheet
717Kb / 28P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
Rev. E
AD5449 AD-AD5449_15 Datasheet
939Kb / 29P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
Rev. E
AD5429 AD-AD5429 Datasheet
860Kb / 32P
   Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface
REV. 0
AD5429 AD-AD5429_15 Datasheet
939Kb / 29P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
Rev. E
AD5432 AD-AD5432_15 Datasheet
987Kb / 25P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5443 AD-AD5443_15 Datasheet
987Kb / 25P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5426 AD-AD5426_15 Datasheet
987Kb / 25P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5426 AD-AD5426 Datasheet
553Kb / 24P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
REV. 0
AD5426 AD-AD5426_13 Datasheet
754Kb / 24P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com