Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

LF2246QC15 Arkusz danych(PDF) 2 Page - LOGIC Devices Incorporated

Numer części LF2246QC15
Szczegółowy opis  11 x 10-bit Image Filter
Download  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  LODEV [LOGIC Devices Incorporated]
Strona internetowa  http://www.logicdevices.com
Logo LODEV - LOGIC Devices Incorporated

LF2246QC15 Arkusz danych(HTML) 2 Page - LOGIC Devices Incorporated

  LF2246QC15 Datasheet HTML 1Page - LOGIC Devices Incorporated LF2246QC15 Datasheet HTML 2Page - LOGIC Devices Incorporated LF2246QC15 Datasheet HTML 3Page - LOGIC Devices Incorporated LF2246QC15 Datasheet HTML 4Page - LOGIC Devices Incorporated LF2246QC15 Datasheet HTML 5Page - LOGIC Devices Incorporated LF2246QC15 Datasheet HTML 6Page - LOGIC Devices Incorporated LF2246QC15 Datasheet HTML 7Page - LOGIC Devices Incorporated  
Zoom Inzoom in Zoom Outzoom out
 2 / 7 page
background image
DEVICES INCORPORATED
LF2246
11 x 10-bit Image Filter
Video Imaging Products
2-12
08/16/2000–LDS.2246-K
FIGURE 1A.INPUT FORMATS
INPUT REGISTER
ENB1-4
ENSEL
HELD
1
1
Data ‘N
1
0
Coefficient ‘N
0
X
None
X = “Don’t Care”
N’ = 1, 2, 3, or 4
TABLE 1.
INPUT REGISTER CONTROL
SIGNAL DEFINITIONS
Power
VCC and GND
+5 V power supply. All pins must be
connected.
Clock
CLK — Master Clock
The rising edge of CLK strobes all en-
abled registers. All timing specifica-
tions are referenced to the rising edge of
CLK.
Inputs
D19–0–D49–0 — Data Input
D1–D4 are 10-bit data input registers.
The LSB is DN0 (Figure 1a).
C110–0–C410–0 — Coefficient Input
C1–C4 are 11-bit coefficient input regis-
ters. The LSB is CN0 (Figure 1a).
Outputs
S15–0 — Data Output
The current 16-bit result is available on
the S15–0 outputs (Figure 1b).
OCEN — Clock Enable
When OCEN is LOW, data in the pre-
mux register (accumulator output) is
loaded into the output register on the
next rising edge of CLK. When OCEN
is HIGH, data in the pre-mux register is
held preventing the output register’s
contents from changing (if FSEL does
not change). Accumulation continues
internally as long as ACC is HIGH,
despite the state of OCEN.
FSEL — Format Select
When the FSEL input is LOW, the data
input during the current clock cycle is
assumed to be in fractional two’s
complement format, and the upper 16
bits of the accumulator are presented at
the output. Rounding of the accumula-
tor result to 16 bits is performed if the
accumulator control input ACC is
LOW. When FSEL is HIGH, the data
input is assumed to be in integer two’s
complement format, and the lower 16
bits of the accumulator are presented at
the output. No rounding is performed
when FSEL is HIGH.
ACC — Accumulator Control
The ACC input determines whether in-
ternal accumulation is performed on
the data input during the current clock
cycle. If ACC is LOW, no accumulation
is performed, the prior accumulated
sum is cleared, and the current sum of
products is output. If FSEL is also LOW,
one-half LSB rounding to 16 bits is per-
formed on the result. This allows sum-
mations without propagating roundoff
errors. When ACC is HIGH, the emerg-
ing product is added to the sum of the
previous products, without additional
rounding.
FIGURE 1B.OUTPUT FORMATS
15 14 13
10
9
8
12 11
76543210
–2
6
(Sign)
2
5
2
4
2
1
2
0
2
–1
2
3
2
2
2
–2 2–3 2–4 2–5 2–6 2–7 2–8 2–9
Fractional Two’s Complement (FSEL = 0)
15 14 13
10
9
8
12 11
76543210
–2
15
(Sign)
2
14 213
2
10
2
9
2
8
2
12 211
2
7
2
6
2
5
2
4
2
3
2
2
2
1
2
0
Integer Two’s Complement (FSEL = 1)
Data
98
7
2
1
0
–2
9
(Sign)
2
8
2
7
2
2
2
1
2
0
10
9
8
2
1
0
–2
10
(Sign)
2
9
2
8
2
2
2
1
2
0
Integer Two’s Complement (FSEL = 1)
98
7
2
1
0
–2
0
(Sign)
2
–1 2–2
2
–7 2–8 2–9
10
9
8
2
1
0
–2
1
(Sign)
2
0
2
–1
2
–7 2–8 2–9
Fractional Two’s Complement (FSEL = 0)
Coefficient
Controls
ENB1–ENB4 — Input Enable
The ENBN (N = 1, 2, 3, or 4) input allows
either or both the DN and CN registers to
be updated on each clock cycle. When
ENBN is LOW, registers DN and CN are
both strobed by the next rising edge of
CLK. When ENBN is HIGH and ENSEL
is LOW, register DN is strobed while
register CN is held. If both ENBN and
ENSEL are HIGH, register DN is held,
and register CN is strobed (Table 1).
ENSEL — Enable Select
The ENSEL input in conjunction with
the individual input enables ENB1–
ENB4 determines whether the data or
the coefficient input registers will be
held on the next rising edge of CLK
(Table 1).
OEN — Output Enable
When the OEN signal is LOW, the cur-
rent data in the output register is avail-
able on the S15–0 pins. When OEN is
HIGH, the outputs are in a high-imped-
ance state.


Podobny numer części - LF2246QC15

ProducentNumer częściArkusz danychSzczegółowy opis
logo
LOGIC Devices Incorpora...
LF2242 LODEV-LF2242 Datasheet
136Kb / 8P
   12/16-bit Half-Band Interpolating/ Decimating Digital Filter
LF2242JC25 LODEV-LF2242JC25 Datasheet
136Kb / 8P
   12/16-bit Half-Band Interpolating/ Decimating Digital Filter
LF2242JC33 LODEV-LF2242JC33 Datasheet
136Kb / 8P
   12/16-bit Half-Band Interpolating/ Decimating Digital Filter
LF2242QC25 LODEV-LF2242QC25 Datasheet
136Kb / 8P
   12/16-bit Half-Band Interpolating/ Decimating Digital Filter
LF2242QC33 LODEV-LF2242QC33 Datasheet
136Kb / 8P
   12/16-bit Half-Band Interpolating/ Decimating Digital Filter
More results

Podobny opis - LF2246QC15

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Cadeka Microcircuits LL...
TMC2246A CADEKA-TMC2246A Datasheet
373Kb / 18P
   Image Filter 11 x 10 bit, 60 MHz
logo
Fairchild Semiconductor
TMC2246A FAIRCHILD-TMC2246A Datasheet
266Kb / 18P
   Image Filter 11 x 10 bit, 60 MHz
logo
Intersil Corporation
HSP48901 INTERSIL-HSP48901_04 Datasheet
146Kb / 8P
   3 x 3 Image Filter
HSP48901 INTERSIL-HSP48901 Datasheet
62Kb / 9P
   3 x 3 Image Filter
logo
Renesas Technology Corp
HSP48901 RENESAS-HSP48901 Datasheet
305Kb / 8P
   3 x 3 Image Filter
July 2004
logo
LOGIC Devices Incorpora...
LF3338 LODEV-LF3338 Datasheet
303Kb / 15P
   8-Bit Vertical Digital Image Filter
logo
Panasonic Semiconductor
AN8133FHQ PANASONIC-AN8133FHQ Datasheet
192Kb / 4P
   10-bit A/D Converter for Image-processing
logo
NEC
UPD3725A NEC-UPD3725A Datasheet
183Kb / 22P
   5000-BIT x 3 CCD COLOR LINEAR IMAGE SENSOR
logo
Texas Instruments
LM9810 TI1-LM9810 Datasheet
290Kb / 22P
[Old version datasheet]   10/12-Bit Image Sensor Processor Analog Front End
logo
LOGIC Devices Incorpora...
LF3330 LODEV-LF3330 Datasheet
138Kb / 15P
   Vertical Digital Image Filter
More results


Html Pages

1 2 3 4 5 6 7


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com