Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

8V31012NLGI8 Arkusz danych(PDF) 7 Page - Integrated Device Technology

Numer części 8V31012NLGI8
Szczegółowy opis  1-to-12, Differential HCSL Fanout Buffer
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  IDT [Integrated Device Technology]
Strona internetowa  http://www.idt.com
Logo IDT - Integrated Device Technology

8V31012NLGI8 Arkusz danych(HTML) 7 Page - Integrated Device Technology

Back Button 8V31012NLGI8 Datasheet HTML 3Page - Integrated Device Technology 8V31012NLGI8 Datasheet HTML 4Page - Integrated Device Technology 8V31012NLGI8 Datasheet HTML 5Page - Integrated Device Technology 8V31012NLGI8 Datasheet HTML 6Page - Integrated Device Technology 8V31012NLGI8 Datasheet HTML 7Page - Integrated Device Technology 8V31012NLGI8 Datasheet HTML 8Page - Integrated Device Technology 8V31012NLGI8 Datasheet HTML 9Page - Integrated Device Technology 8V31012NLGI8 Datasheet HTML 10Page - Integrated Device Technology 8V31012NLGI8 Datasheet HTML 11Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 17 page
background image
REVISION 1 10/21/15
7
1-TO-12, DIFFERENTIAL HCSL FANOUT BUFFER
8V31012 DATA SHEET
Applications Information
Recommendations for Unused Output Pins
Outputs:
Differential Outputs
All unused differential outputs can be left floating. We recommend
that there is no trace attached. Both sides of the differential output
pair should either be left floating or terminated.
Wiring the Differential Input to Accept Single-Ended Levels
Figure 2 shows how a differential input can be wired to accept single
ended levels. The reference voltage V1= VDD/2 is generated by the
bias resistors R1 and R2. The bypass capacitor (C1) is used to help
filter noise on the DC bias. This bias circuit should be located as close
to the input pin as possible. The ratio of R1 and R2 might need to be
adjusted to position the V1in the center of the input voltage swing. For
example, if the input clock is driven from a single-ended 2.5V
LVCMOS driver and the DC offset (or swing center) of this signal is
1.25V, the R1 and R2 values should be adjusted to set the V1 at
1.25V. The values below are for when both the single ended swing
and VDD are at the same voltage. This configuration requires that the
sum of the output impedance of the driver (Ro) and the series
resistance (Rs) equals the transmission line impedance. In addition,
matched termination at the input will attenuate the signal in half. This
can be done in one of two ways. First, R3 and R4 in parallel should
equal the transmission line impedance. For most 50
 applications,
R3 and R4 can be 100
. The values of the resistors can be increased
to reduce the loading for slower and weaker LVCMOS driver. When
using single-ended signaling, the noise rejection benefits of
differential signaling are reduced. Even though the differential input
can handle full rail LVCMOS signaling, it is recommended that the
amplitude be reduced while maintaining an edge rate faster than
1V/ns. The datasheet specifies a lower differential amplitude,
however this only applies to differential signals. For single-ended
applications, the swing can be larger, however VIL cannot be less
than -0.3V and VIH cannot be more than VDD + 0.3V. Though some
of the recommended components might not be used, the pads
should be placed in the layout. They can be utilized for debugging
purposes. The datasheet specifications are characterized and
guaranteed by using a differential signal.
Figure 2. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels


Podobny numer części - 8V31012NLGI8

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Renesas Technology Corp
8V31012 RENESAS-8V31012 Datasheet
747Kb / 18P
   1-to-12, Differential HCSL Fanout Buffer
10/21/15
More results

Podobny opis - 8V31012NLGI8

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Renesas Technology Corp
8V31012 RENESAS-8V31012 Datasheet
747Kb / 18P
   1-to-12, Differential HCSL Fanout Buffer
10/21/15
logo
Integrated Device Techn...
851010 IDT-851010 Datasheet
298Kb / 16P
   1-to-10, Differential HCSL Fanout Buffer
logo
Renesas Technology Corp
851010 RENESAS-851010 Datasheet
303Kb / 16P
   1-to-10, Differential HCSL Fanout Buffer
December 3, 2015
851021 RENESAS-851021 Datasheet
597Kb / 19P
   1-to-21, Differential HCSL Fanout Buffer
11/03/15
logo
Integrated Device Techn...
ICS851010I IDT-ICS851010I Datasheet
756Kb / 17P
   1-to-10, Differential HCSL Fanout Buffer
logo
Renesas Technology Corp
ICS851010I RENESAS-ICS851010I Datasheet
1Mb / 18P
   1-to-10, Differential HCSL Fanout Buffer
AUGUST 2, 2010
logo
ON Semiconductor
NB3L204K ONSEMI-NB3L204K_17 Datasheet
406Kb / 14P
   Differential 1:4 HCSL Fanout Buffer
October, 2017 ??Rev. 1
NB3L202K ONSEMI-NB3L202K_18 Datasheet
143Kb / 14P
   Differential 1:2 HCSL Fanout Buffer
January, 2018 ??Rev. 4
NB3L204K ONSEMI-NB3L204K Datasheet
319Kb / 14P
   Differential 1:4 HCSL Fanout Buffer
April, 2016 ??Rev. 0
NB3L208K ONSEMI-NB3L208K_17 Datasheet
205Kb / 13P
   Differential 1:8 HCSL Fanout Buffer
October, 2017 ??Rev. 3
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com