Zakładka z wyszukiwarką danych komponentów |
|
AD7124-8BCPZ-RL Arkusz danych(PDF) 11 Page - Analog Devices |
|
AD7124-8BCPZ-RL Arkusz danych(HTML) 11 Page - Analog Devices |
11 / 91 page Data Sheet AD7124-8 Rev. B | Page 11 of 91 Parameter1, 2 Min Typ Max Unit Test Conditions/Comments WRITE OPERATION t 8 0 ns CS falling edge to SCLK active edge5 setup time t 9 30 ns Data valid to SCLK edge setup time t 10 25 ns Data valid to SCLK edge hold time t 11 0 ns CS rising edge to SCLK edge hold time 1 These specifications were sample tested during the initial release to ensure compliance. All input signals are specified with t R = tF = 5 ns (10% to 90% of IOVDD and timed from a voltage level of IOVDD/2. 2 See Figure 3, Figure 4, Figure 5, and Figure 6. 3 MCLK is the master clock frequency. 4 These specifications are measured with the load circuit shown in Figure 2 and defined as the time required for the output to cross the V OL or VOH limits. 5 The SCLK active edge is the falling edge of SCLK. 6 These specifications are derived from the measured time taken by the data output to change by 0.5 V when loaded with the circuit shown in Figure 2. The measured number is then extrapolated back to remove the effects of charging or discharging the 25 pF capacitor. The times quoted in the timing characteristics are the true bus relinquish times of the device and, therefore, are independent of external bus loading capacitances. 7 RDY returns high after a read of the ADC. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while RDY is high, although subsequent reads must not occur close to the next output update. In continuous read mode, the digital word can be read only once. 8 When the CS_EN bit is cleared, the DOUT/RDY pin changes from its DOUT function to its RDY function, following the last inactive edge of the SCLK. When CS_EN is set, the DOUT pin continues to output the LSB of the data until the CS inactive edge. Timing Diagrams IOVDD/2 TO OUTPUT PIN ISOURCE (100µA) ISINK (100µA) 25pF Figure 2. Load Circuit for Timing Characterization t3 t2 t7 t6 t5 t4 t1 MSB LSB DOUT/RDY (O) SCLK (I) CS (I) I = INPUT, O = OUTPUT Figure 3. Read Cycle Timing Diagram (CS_EN Bit Cleared) |
Podobny numer części - AD7124-8BCPZ-RL |
|
Podobny opis - AD7124-8BCPZ-RL |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |