Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7172-4 Arkusz danych(PDF) 9 Page - Analog Devices

Numer części AD7172-4
Szczegółowy opis  Low Power, 24-Bit, 31.25 kSPS, Sigma-Delta ADC with True Rail-to-Rail Buffers
Download  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7172-4 Arkusz danych(HTML) 9 Page - Analog Devices

Back Button AD7172-4 Datasheet HTML 5Page - Analog Devices AD7172-4 Datasheet HTML 6Page - Analog Devices AD7172-4 Datasheet HTML 7Page - Analog Devices AD7172-4 Datasheet HTML 8Page - Analog Devices AD7172-4 Datasheet HTML 9Page - Analog Devices AD7172-4 Datasheet HTML 10Page - Analog Devices AD7172-4 Datasheet HTML 11Page - Analog Devices AD7172-4 Datasheet HTML 12Page - Analog Devices AD7172-4 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 61 page
background image
Data Sheet
AD7172-4
Rev. A | Page 9 of 61
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
24 AIN3
23 AIN2
22 GPO2
21 GPIO1
20 GPIO0
19 REGCAPD
18 DGND
17 IOVDD
1
2
3
4
5
6
7
8
AIN0/REF2–
AIN1/REF2+
DNC
REGCAPA
AVSS
AVDD1
AVDD2
PDSW
AD7172-4
TOP VIEW
(Not to Scale)
NOTES
1. DNC = DO NOT CONNECT.
2. SOLDER THE EXPOSED PAD TO A SIMILAR PAD ON THE PCB UNDER THE
EXPOSED PAD TO CONFER MECHANICAL STRENGTH TO THE PACKAGE
AND FOR HEAT DISSIPATION. THE EXPOSED PAD MUST BE CONNECTED TO
AVSS THROUGH THIS PAD ON THE PCB.
Figure 4. Pin Configuration
Table 5. Pin Function Descriptions
Pin
No.
Mnemonic
Type1
Description
1
AIN0/REF2−
AI
Analog Input 0/Reference 2 Negative Input Terminal. A reference can be applied between the REF2+ and
REF2− pins. REF2− can span from AVSS to AVDD1 − 1 V. Analog Input 0 is selectable through the crosspoint
multiplexer. Reference 2 can be selected through the REF_SELx bits in the setup configuration
(SETUPCONx) registers.
2
AIN1/REF2+
AI
Analog Input 1/Reference 2 Positive Input Terminal. A reference can be applied between the REF2+ and
REF2− pins. REF2+ can span from AVDD1 to AVSS + 1 V. Analog Input 1 is selectable through the crosspoint
multiplexer. Reference 2 can be selected through the REF_SELx bits in the setup configuration
(SETUPCONx) registers.
3
DNC
Do Not Connect. Do not connect to this pin.
4
REGCAPA
AO
Analog LDO Regulator Output. Decouple this pin to AVSS using a 1 µF capacitor.
5
AVSS
P
Negative Analog Supply. This supply ranges from 0 V to −2.75 V and is nominally set to 0 V.
6
AVDD1
P
Analog Supply Voltage 1. This voltage ranges from 3.0 V minimum to 5.5 V maximum with respect to AVSS.
7
AVDD2
P
Analog Supply Voltage 2. This voltage ranges from 2 V to AVDD1 with respect to AVSS.
8
PDSW
AO
Power-Down Switch Connected to AVSS. This pin is controlled by the PDSW bit in the GPIOCON register.
9
XTAL1
AI
Input 1 for Crystal.
10
XTAL2/CLKIO
AI/DI
Input 2 for Crystal/Clock Input or Output. See the CLOCKSEL bit settings in the ADCMODE register in Table 28 for
more information.
11
DOUT/RDY
DO
Serial Data Output/Data Ready Output. DOUT/RDY is a dual purpose pin. This pin is a serial data output pin
to access the output shift register of the ADC. The output shift register can contain data from any of the
on-chip data or control registers. The data-word/control word information is placed on the DOUT/RDY pin
on the SCLK falling edge and is valid on the SCLK rising edge. When CS is high, the DOUT/RDY output is
tristated. When CS is low, and a register is not being read, DOUT/RDY operates as a data ready pin, going
low to indicate the completion of a conversion. If the data is not read after the conversion, the pin goes
high before the next update occurs. The DOUT/RDY falling edge can be used as an interrupt to a processor,
indicating that valid data is available.
12
DIN
DI
Serial Data Input to the Input Shift Register on the ADC. Data in this shift register is transferred to the
control registers in the ADC, with the register address (RA) bits of the communications register identifying
the appropriate register. Data is clocked in on the rising edge of SCLK.
13
SCLK
DI
Serial Clock Input. This serial clock input is for data transfers to and from the ADC. The SCLK pin has a
Schmitt triggered input, making the interface suitable for opto-isolated applications.


Podobny numer części - AD7172-4

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7172-4 AD-AD7172-4 Datasheet
848Kb / 62P
   ADC with True Rail-to-Rail Buffers
AD7172-4BCPZ AD-AD7172-4BCPZ Datasheet
848Kb / 62P
   ADC with True Rail-to-Rail Buffers
AD7172-4BCPZ-RL AD-AD7172-4BCPZ-RL Datasheet
848Kb / 62P
   ADC with True Rail-to-Rail Buffers
AD7172-4BCPZ-RL7 AD-AD7172-4BCPZ-RL7 Datasheet
848Kb / 62P
   ADC with True Rail-to-Rail Buffers
AD7172-4 AD-AD7172-4_17 Datasheet
848Kb / 62P
   ADC with True Rail-to-Rail Buffers
More results

Podobny opis - AD7172-4

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7175-2 AD-AD7175-2_17 Datasheet
1Mb / 63P
   24-Bit, 250 kSPS, Sigma-Delta ADC Settling and True Rail-to-Rail Buffers
AD7175-8 AD-AD7175-8 Datasheet
1Mb / 64P
   24-Bit, 8-/16-Channel, 250 kSPS, Sigma- Delta ADC with True Rail-to-Rail Buffers
AD7175-2 AD-AD7175-2 Datasheet
1Mb / 63P
   24-Bit, 250 kSPS, Sigma-Delta ADC with 20 us Settling and True Rail-to-Rail Buffers
AD7177-2 AD-AD7177-2_17 Datasheet
988Kb / 61P
   32-Bit, 10 kSPS, Sigma-Delta ADC with Settling and True Rail-to-Rail Buffers
AD7177-2 AD-AD7177-2 Datasheet
956Kb / 59P
   32-Bit, 10 kSPS, Sigma-Delta ADC with 100 關s Settling and True Rail-to-Rail Buffers
AD7172-4 AD-AD7172-4_17 Datasheet
848Kb / 62P
   ADC with True Rail-to-Rail Buffers
AD7173-8 AD-AD7173-8 Datasheet
1Mb / 64P
   Low Power, 8-/16-Channel, 31.25 kSPS, 24-Bit, Highly Integrated Sigma-Delta ADC
REV. 0
AD4114 AD-AD4114 Datasheet
549Kb / 49P
   Single Supply, Multichannel, 31.25 kSPS, 24-Bit, Sigma-Delta ADC with 짹10 V Inputs
AD7765 AD-AD7765_15 Datasheet
1Mb / 33P
   24-Bit, 156 kSPS, 112 dB Sigma-Delta ADC
REV. A
AD7764 AD-AD7764_15 Datasheet
1Mb / 33P
   24-Bit, 312 kSPS, 109 dB Sigma-Delta ADC
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com