Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7172-4BCPZ-RL7 Arkusz danych(PDF) 7 Page - Analog Devices

Numer części AD7172-4BCPZ-RL7
Szczegółowy opis  Low Power, 24-Bit, 31.25 kSPS, Sigma-Delta ADC with True Rail-to-Rail Buffers
Download  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7172-4BCPZ-RL7 Arkusz danych(HTML) 7 Page - Analog Devices

Back Button AD7172-4BCPZ-RL7 Datasheet HTML 3Page - Analog Devices AD7172-4BCPZ-RL7 Datasheet HTML 4Page - Analog Devices AD7172-4BCPZ-RL7 Datasheet HTML 5Page - Analog Devices AD7172-4BCPZ-RL7 Datasheet HTML 6Page - Analog Devices AD7172-4BCPZ-RL7 Datasheet HTML 7Page - Analog Devices AD7172-4BCPZ-RL7 Datasheet HTML 8Page - Analog Devices AD7172-4BCPZ-RL7 Datasheet HTML 9Page - Analog Devices AD7172-4BCPZ-RL7 Datasheet HTML 10Page - Analog Devices AD7172-4BCPZ-RL7 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 61 page
background image
Data Sheet
AD7172-4
Rev. A | Page 7 of 61
TIMING CHARACTERISTICS
IOVDD = 2 V to 5.5 V, DGND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = IOVDD, CLOAD = 20 pF, unless otherwise noted.
Table 2.
Parameter
Limit at TMIN, TMAX
Unit
Test Conditions/Comments1, 2
SCLK
t3
25
ns min
SCLK high pulse width
t4
25
ns min
SCLK low pulse width
READ OPERATION
t1
0
ns min
CS falling edge to DOUT/RDY active time
15
ns max
IOVDD = 4.75 V to 5.5 V
40
ns max
IOVDD = 2 V to 3.6 V
t23
0
ns min
SCLK active edge to data valid delay4
12.5
ns max
IOVDD = 4.75 V to 5.5 V
25
ns max
IOVDD = 2 V to 3.6 V
t5
2.5
ns min
Bus relinquish time after CS inactive edge
20
ns max
t6
0
ns min
SCLK inactive edge to CS inactive edge
t75
10
ns min
SCLK inactive edge to DOUT/RDY high/low
WRITE OPERATION
t8
0
ns min
CS falling edge to SCLK active edge setup time4
t9
8
ns min
Data valid to SCLK edge setup time
t10
8
ns min
Data valid to SCLK edge hold time
t11
5
ns min
CS rising edge to SCLK edge hold time
1
Sample tested during initial release to ensure compliance.
2
See Figure 2 and Figure 3.
3
This parameter is defined as the time required for the output to cross the VOL or VOH limits.
4
The SCLK active edge is the falling edge of SCLK.
5
DOUT/RDY returns high after a read of the data register. In single conversion mode and continuous conversion mode, the same data can be read again, if required,
while DOUT/RDY is high, although care must be taken to ensure that subsequent reads do not occur close to the next output update. If the continuous read feature is
enabled, the digital word can be read only once.
TIMING DIAGRAMS
t2
t3
t4
t1
t6
t5
t7
CS (I)
DOUT/RDY (O)
SCLK (I)
I = INPUT, O = OUTPUT
MSB
LSB
Figure 2. Read Cycle Timing Diagram
I = INPUT, O = OUTPUT
CS (I)
SCLK (I)
DIN (I)
MSB
LSB
t8
t9
t10
t11
Figure 3. Write Cycle Timing Diagram


Podobny numer części - AD7172-4BCPZ-RL7

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7172-4BCPZ-RL7 AD-AD7172-4BCPZ-RL7 Datasheet
848Kb / 62P
   ADC with True Rail-to-Rail Buffers
More results

Podobny opis - AD7172-4BCPZ-RL7

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7175-2 AD-AD7175-2_17 Datasheet
1Mb / 63P
   24-Bit, 250 kSPS, Sigma-Delta ADC Settling and True Rail-to-Rail Buffers
AD7175-8 AD-AD7175-8 Datasheet
1Mb / 64P
   24-Bit, 8-/16-Channel, 250 kSPS, Sigma- Delta ADC with True Rail-to-Rail Buffers
AD7175-2 AD-AD7175-2 Datasheet
1Mb / 63P
   24-Bit, 250 kSPS, Sigma-Delta ADC with 20 us Settling and True Rail-to-Rail Buffers
AD7177-2 AD-AD7177-2_17 Datasheet
988Kb / 61P
   32-Bit, 10 kSPS, Sigma-Delta ADC with Settling and True Rail-to-Rail Buffers
AD7177-2 AD-AD7177-2 Datasheet
956Kb / 59P
   32-Bit, 10 kSPS, Sigma-Delta ADC with 100 關s Settling and True Rail-to-Rail Buffers
AD7172-4 AD-AD7172-4_17 Datasheet
848Kb / 62P
   ADC with True Rail-to-Rail Buffers
AD7173-8 AD-AD7173-8 Datasheet
1Mb / 64P
   Low Power, 8-/16-Channel, 31.25 kSPS, 24-Bit, Highly Integrated Sigma-Delta ADC
REV. 0
AD4114 AD-AD4114 Datasheet
549Kb / 49P
   Single Supply, Multichannel, 31.25 kSPS, 24-Bit, Sigma-Delta ADC with 짹10 V Inputs
AD7765 AD-AD7765_15 Datasheet
1Mb / 33P
   24-Bit, 156 kSPS, 112 dB Sigma-Delta ADC
REV. A
AD7764 AD-AD7764_15 Datasheet
1Mb / 33P
   24-Bit, 312 kSPS, 109 dB Sigma-Delta ADC
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com