Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7175-2BRUZ-RL7 Arkusz danych(PDF) 11 Page - Analog Devices

Numer części AD7175-2BRUZ-RL7
Szczegółowy opis  24-Bit, 250 kSPS, Sigma-Delta ADC with 20 us Settling and True Rail-to-Rail Buffers
Download  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7175-2BRUZ-RL7 Arkusz danych(HTML) 11 Page - Analog Devices

Back Button AD7175-2BRUZ-RL7 Datasheet HTML 7Page - Analog Devices AD7175-2BRUZ-RL7 Datasheet HTML 8Page - Analog Devices AD7175-2BRUZ-RL7 Datasheet HTML 9Page - Analog Devices AD7175-2BRUZ-RL7 Datasheet HTML 10Page - Analog Devices AD7175-2BRUZ-RL7 Datasheet HTML 11Page - Analog Devices AD7175-2BRUZ-RL7 Datasheet HTML 12Page - Analog Devices AD7175-2BRUZ-RL7 Datasheet HTML 13Page - Analog Devices AD7175-2BRUZ-RL7 Datasheet HTML 14Page - Analog Devices AD7175-2BRUZ-RL7 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 63 page
background image
Data Sheet
AD7175-2
Rev. A | Page 11 of 63
Product
Overview
Online
Documentation
Design
Resources
Discussion
Sample
& Buy
Pin No.
Mnemonic
Type1
Description
15
SYNC/ERROR
DI/O
Synchronization Input/Error Input/Output. This pin can be switched between a logic input and a logic
output in the GPIOCON register. When synchronization input (SYNC) is enabled, this pin allows
synchronization of the digital filters and analog modulators when using multiple AD7175-2 devices.
For more information, see the Synchronization section. When the synchronization input is disabled,
this pin can be used in one of three modes:
Active low error input mode: this mode sets the ADC_ERROR bit in the status register.
Active low, open-drain error output mode: the status register error bits are mapped to the ERROR
output. The SYNC/ERROR pins of multiple devices can be wired together to a common pull-up resistor
so that an error on any device can be observed.
General-purpose output mode: the status of the pin is controlled by the ERR_DAT bit in the GPIOCON
register. The pin is referenced between IOVDD and DGND, as opposed to the AVDD1 and AVSS levels
used by the GPIOx pins. The pin has an active pull-up in this case.
16
IOVDD
P
Digital I/O Supply Voltage. The IOVDD voltage ranges from 2 V to 5 V. IOVDD is independent of AVDD2.
For example, IOVDD can be operated at 3 V when AVDD2 equals 5 V, or vice versa. If AVSS is set to
−2.5 V, the voltage on IOVDD must not exceed 3.6 V.
17
DGND
P
Digital Ground.
18
REGCAPD
AO
Digital LDO Regulator Output. This pin is for decoupling purposes only. Decouple this pin to DGND
using a 1 µF and a 0.1 µF capacitor.
19
GPIO0
DI/O
General-Purpose Input/Output 0. The pin is referenced between AVDD1 and AVSS levels.
20
GPIO1
DI/O
General-Purpose Input/Output 1. The pin is referenced between AVDD1 and AVSS levels.
21
AIN0
AI
Analog Input 0. Selectable through the crosspoint multiplexer.
22
AIN1
AI
Analog Input 1. Selectable through the crosspoint multiplexer.
23
AIN2
AI
Analog Input 2. Selectable through the crosspoint multiplexer.
24
AIN3
AI
Analog Input 3. Selectable through the crosspoint multiplexer.
1
AI is analog input, AO is analog output, DI/O is bidirectional digital input/output, DO is digital output, DI is digital input, and P is power supply.


Podobny numer części - AD7175-2BRUZ-RL7

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7175-2BRUZ-RL7 AD-AD7175-2BRUZ-RL7 Datasheet
1Mb / 63P
   24-Bit, 250 kSPS, Sigma-Delta ADC Settling and True Rail-to-Rail Buffers
More results

Podobny opis - AD7175-2BRUZ-RL7

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7175-2 AD-AD7175-2_17 Datasheet
1Mb / 63P
   24-Bit, 250 kSPS, Sigma-Delta ADC Settling and True Rail-to-Rail Buffers
AD7177-2 AD-AD7177-2_17 Datasheet
988Kb / 61P
   32-Bit, 10 kSPS, Sigma-Delta ADC with Settling and True Rail-to-Rail Buffers
AD7175-8 AD-AD7175-8 Datasheet
1Mb / 64P
   24-Bit, 8-/16-Channel, 250 kSPS, Sigma- Delta ADC with True Rail-to-Rail Buffers
AD7177-2 AD-AD7177-2 Datasheet
956Kb / 59P
   32-Bit, 10 kSPS, Sigma-Delta ADC with 100 關s Settling and True Rail-to-Rail Buffers
AD7172-4 AD-AD7172-4 Datasheet
1Mb / 61P
   Low Power, 24-Bit, 31.25 kSPS, Sigma-Delta ADC with True Rail-to-Rail Buffers
AD7172-4 AD-AD7172-4_17 Datasheet
848Kb / 62P
   ADC with True Rail-to-Rail Buffers
UG-478 AD-UG-478 Datasheet
3Mb / 40P
   Evaluation Board for the AD7176-2??4-Bit, 250 kSPS Sigma-Delta ADC with 20 關s Settling
REV. 0
AD7765 AD-AD7765_15 Datasheet
1Mb / 33P
   24-Bit, 156 kSPS, 112 dB Sigma-Delta ADC
REV. A
AD7764 AD-AD7764_15 Datasheet
1Mb / 33P
   24-Bit, 312 kSPS, 109 dB Sigma-Delta ADC
REV. A
AD7764 AD-AD7764_17 Datasheet
920Kb / 34P
   24-Bit, 312 kSPS, 109 dB Sigma-Delta ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com