Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7175-8 Arkusz danych(PDF) 6 Page - Analog Devices

Numer części AD7175-8
Szczegółowy opis  24-Bit, 8-/16-Channel, 250 kSPS, Sigma- Delta ADC with True Rail-to-Rail Buffers
Download  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7175-8 Arkusz danych(HTML) 6 Page - Analog Devices

Back Button AD7175-8 Datasheet HTML 2Page - Analog Devices AD7175-8 Datasheet HTML 3Page - Analog Devices AD7175-8 Datasheet HTML 4Page - Analog Devices AD7175-8 Datasheet HTML 5Page - Analog Devices AD7175-8 Datasheet HTML 6Page - Analog Devices AD7175-8 Datasheet HTML 7Page - Analog Devices AD7175-8 Datasheet HTML 8Page - Analog Devices AD7175-8 Datasheet HTML 9Page - Analog Devices AD7175-8 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 64 page
background image
AD7175-8
Data Sheet
Rev. 0 | Page 6 of 64
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
POWER DISSIPATION5
Full Operating Mode
All buffers disabled, external clock and
reference, AVDD2 = 2 V, IOVDD = 2 V
21
mW
All buffers disabled, external clock and
reference, all supplies = 5 V
42
mW
All buffers disabled, external clock and
reference, all supplies = 5.5 V
52
mW
All buffers enabled, internal clock and
reference, AVDD2 = 2 V, IOVDD = 2 V
82
mW
All buffers enabled, internal clock and
reference, all supplies = 5 V
105
mW
All buffers enabled, internal clock and
reference, all supplies = 5.5 V
136
mW
Standby Mode
Internal reference off, all supplies = 5 V
150
µW
Internal reference on, all supplies = 5 V
2.2
mW
Power-Down Mode
Full power-down, all supplies = 5 V
25
50
µW
1 This specification is not production tested but is supported by characterization data at the initial product release.
2 Following a system or internal zero-scale calibration, the offset error is in the order of the noise for the programmed output data rate selected. A system full-scale
calibration reduces the gain error to the order of the noise for the programmed output data rate.
3 This specification includes moisture sensitivity level (MSL) preconditioning effects.
4 The nominal range is 2 V to 5 V.
5 This specification is with no load on the REFOUT and digital output pins.
TIMING CHARACTERISTICS
IOVDD = 2 V to 5.5 V, DGND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = IOVDD, CLOAD = 20 pF, unless otherwise noted.
Table 2.
Parameter
Limit at TMIN, TMAX
Unit
Description1, 2
SCLK
t
3
25
ns min
SCLK high pulse width
t
4
25
ns min
SCLK low pulse width
READ OPERATION
t
1
0
ns min
CS falling edge to DOUT/RDY active time
15
ns max
IOVDD = 4.75 V to 5.5 V
40
ns max
IOVDD = 2 V to 3.6 V
t
2
3
0
ns min
SCLK active edge to data valid delay4
12.5
ns max
IOVDD = 4.75 V to 5.5 V
25
ns max
IOVDD = 2 V to 3.6 V
t
5
5
2.5
ns min
Bus relinquish time after CS inactive edge
20
ns max
t
6
0
ns min
SCLK inactive edge to CS inactive edge
t
7
10
ns min
SCLK inactive edge to DOUT/RDY high/low
WRITE OPERATION
t
8
0
ns min
CS falling edge to SCLK active edge setup time4
t
9
8
ns min
Data valid to SCLK edge setup time
t
10
8
ns min
Data valid to SCLK edge hold time
t
11
5
ns min
CS rising edge to SCLK edge hold time
1 Sample tested during initial release to ensure compliance.
2 See Figure 2 and Figure 3.
3 This parameter is defined as the time required for the output to cross the V
OL or VOH limits.
4 The SCLK active edge is the falling edge of SCLK.
5 DOUT/RDY returns high after a read of the data register. In single conversion mode and continuous conversion mode, the same data can be read again, if required,
while DOUT/RDY is high, although care must be taken to ensure that subsequent reads do not occur close to the next output update. If the continuous read feature is
enabled, the digital word can be read only once.


Podobny numer części - AD7175-8

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7175-2 AD-AD7175-2 Datasheet
1Mb / 63P
   24-Bit, 250 kSPS, Sigma-Delta ADC with 20 us Settling and True Rail-to-Rail Buffers
AD7175-2 AD-AD7175-2 Datasheet
1Mb / 63P
   24-Bit, 250 kSPS, Sigma-Delta ADC Settling and True Rail-to-Rail Buffers
AD7175-2 AD-AD7175-2 Datasheet
1Mb / 59P
   Zero Drift, High Voltage, Low Power, Programmable Gain Instrumentation Amplifier
Rev. B
AD7175-2BRUZ AD-AD7175-2BRUZ Datasheet
1Mb / 63P
   24-Bit, 250 kSPS, Sigma-Delta ADC with 20 us Settling and True Rail-to-Rail Buffers
AD7175-2BRUZ AD-AD7175-2BRUZ Datasheet
1Mb / 63P
   24-Bit, 250 kSPS, Sigma-Delta ADC Settling and True Rail-to-Rail Buffers
More results

Podobny opis - AD7175-8

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7175-2 AD-AD7175-2_17 Datasheet
1Mb / 63P
   24-Bit, 250 kSPS, Sigma-Delta ADC Settling and True Rail-to-Rail Buffers
AD7175-2 AD-AD7175-2 Datasheet
1Mb / 63P
   24-Bit, 250 kSPS, Sigma-Delta ADC with 20 us Settling and True Rail-to-Rail Buffers
AD7172-4 AD-AD7172-4 Datasheet
1Mb / 61P
   Low Power, 24-Bit, 31.25 kSPS, Sigma-Delta ADC with True Rail-to-Rail Buffers
AD7177-2 AD-AD7177-2_17 Datasheet
988Kb / 61P
   32-Bit, 10 kSPS, Sigma-Delta ADC with Settling and True Rail-to-Rail Buffers
AD7177-2 AD-AD7177-2 Datasheet
956Kb / 59P
   32-Bit, 10 kSPS, Sigma-Delta ADC with 100 關s Settling and True Rail-to-Rail Buffers
AD7172-4 AD-AD7172-4_17 Datasheet
848Kb / 62P
   ADC with True Rail-to-Rail Buffers
AD7173-8 AD-AD7173-8 Datasheet
1Mb / 64P
   Low Power, 8-/16-Channel, 31.25 kSPS, 24-Bit, Highly Integrated Sigma-Delta ADC
REV. 0
AD7722 AD-AD7722 Datasheet
526Kb / 24P
   16-Bit, 195 kSPS CMOS, Sigma-Delta ADC
REV. 0
logo
Texas Instruments
ADS122C04 TI1-ADS122C04 Datasheet
1Mb / 64P
[Old version datasheet]   24-Bit, 4-Channel, 2-kSPS, Delta-Sigma ADC With I2C Interface
logo
Analog Devices
AD7765 AD-AD7765_15 Datasheet
1Mb / 33P
   24-Bit, 156 kSPS, 112 dB Sigma-Delta ADC
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com