Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

MC10EL34 Arkusz danych(PDF) 1 Page - ON Semiconductor

Numer części MC10EL34
Szczegółowy opis  Clock Generation Chip
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  ONSEMI [ON Semiconductor]
Strona internetowa  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

MC10EL34 Arkusz danych(HTML) 1 Page - ON Semiconductor

  MC10EL34 Datasheet HTML 1Page - ON Semiconductor MC10EL34 Datasheet HTML 2Page - ON Semiconductor MC10EL34 Datasheet HTML 3Page - ON Semiconductor MC10EL34 Datasheet HTML 4Page - ON Semiconductor MC10EL34 Datasheet HTML 5Page - ON Semiconductor MC10EL34 Datasheet HTML 6Page - ON Semiconductor MC10EL34 Datasheet HTML 7Page - ON Semiconductor MC10EL34 Datasheet HTML 8Page - ON Semiconductor MC10EL34 Datasheet HTML 9Page - ON Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 1 / 9 page
background image
© Semiconductor Components Industries, LLC, 2016
July, 2016 − Rev. 11
1
Publication Order Number:
MC10EL34/D
MC10EL34, MC100EL34
5V ECL P2, P4, P8 Clock
Generation Chip
Description
The MC10/100EL34 is a low skew
÷2, ÷4, ÷8 clock generation chip
designed explicitly for low skew clock generation applications. The
internal dividers are synchronous to each other, therefore, the common
output edges are all precisely aligned. The VBB pin, an internally
generated voltage supply, is available to this device only. For
single-ended input conditions, the unused differential input is
connected to VBB as a switching reference voltage. VBB may also
rebias AC coupled inputs. When used, decouple VBB and VCC via a
0.01
mF capacitor and limit current sourcing or sinking to 0.5 mA.
When not used, VBB should be left open.
The common enable (EN) is synchronous so that the internal
dividers will only be enabled/disabled when the internal clock is
already in the LOW state. This avoids any chance of generating a runt
clock pulse on the internal clock when the device is enabled/disabled
as can happen with an asynchronous control. An internal runt pulse
could lead to losing synchronization between the internal divider
stages. The internal enable flip−flop is clocked on the falling edge of
the input clock, therefore, all associated specification limits are
referenced to the negative edge of the clock input.
Upon startup, the internal flip-flops will attain a random state; the
master reset (MR) input allows for the synchronization of the internal
dividers, as well as multiple EL34s in a system.
The 100 Series contains temperature compensation.
Features
50 ps Output-to-Output Skew
Synchronous Enable/Disable
Master Reset for Synchronization
PECL Mode Operating Range:
VCC = 4.2 V to 5.7 V with VEE = 0 V
NECL Mode Operating Range:
VCC = 0 V with VEE = −4.2 V to −5.7 V
Internal Input 75 kW Pulldown Resistors on CLK(s), EN, and MR
These Devices are Pb-Free, Halogen Free and are RoHS Compliant
SOIC−16
D SUFFIX
CASE 751B−05
1
16
MARKING DIAGRAMS*
1
16
10EL34G
AWLYWW
A
= Assembly Location
WL
= Wafer Lot
YY
= Year
WW
= Work Week
G
= Pb-Free Package
1
16
100EL34G
AWLYWW
www.onsemi.com
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
Device
Package
Shipping
MC10EL34DG
SOIC−16
Pb-Free)
48 Units/Tube
MC100EL34DG
SOIC−16
(Pb-Free)
48 Units/Tube


Podobny numer części - MC10EL34

ProducentNumer częściArkusz danychSzczegółowy opis
logo
ON Semiconductor
MC10EL34 ONSEMI-MC10EL34 Datasheet
94Kb / 3P
   첨2,첨4,첨8 Clock Generation Chip
1996 REV 2
MC10EL34 ONSEMI-MC10EL34 Datasheet
69Kb / 8P
   5V ECL 첨2, 첨4, 첨8 Clock Generation Chip
October, 2000 ??Rev. 3
MC10EL34 ONSEMI-MC10EL34 Datasheet
133Kb / 8P
   5V ECL 첨2, 첨4, 첨8 Clock Generation Chip
November, 2006 ??Rev. 10
MC10EL34D ONSEMI-MC10EL34D Datasheet
94Kb / 3P
   첨2,첨4,첨8 Clock Generation Chip
1996 REV 2
MC10EL34D ONSEMI-MC10EL34D Datasheet
69Kb / 8P
   5V ECL 첨2, 첨4, 첨8 Clock Generation Chip
October, 2000 ??Rev. 3
More results

Podobny opis - MC10EL34

ProducentNumer częściArkusz danychSzczegółowy opis
logo
ON Semiconductor
MC10EP139 ONSEMI-MC10EP139_16 Datasheet
218Kb / 14P
   Clock Generation Chip
August, 2016 ??Rev. 14
MC100LVEL34 ONSEMI-MC100LVEL34_14 Datasheet
99Kb / 9P
   3.3V ECL Clock Generation Chip
April, 2014 ??Rev. 4
MC100LVEL38 ONSEMI-MC100LVEL38_16 Datasheet
242Kb / 7P
   3.3V ECL Clock Generation Chip
July, 2016 ??Rev. 11
MC100LVEL39 ONSEMI-MC100LVEL39_16 Datasheet
160Kb / 6P
   3.3V ECL Clock Generation Chip
July, 2016 ??Rev. 11
MC10EL34 ONSEMI-MC10EL34 Datasheet
94Kb / 3P
   첨2,첨4,첨8 Clock Generation Chip
1996 REV 2
MC100LVEL38 ONSEMI-MC100LVEL38 Datasheet
128Kb / 5P
   첨2, 첨4/6 Clock Generation Chip
1996 REV 1
MC100EL38 ONSEMI-MC100EL38 Datasheet
160Kb / 6P
   5V ECL Clock Generation Chip
July, 2016 ??Rev. 9
MC100EL39 ONSEMI-MC100EL39_16 Datasheet
159Kb / 7P
   5 V ECL Clock Generation Chip
July, 2016 ??Rev. 8
MC100LVEP34 ONSEMI-MC100LVEP34_14 Datasheet
106Kb / 11P
   2.5V / 3.3V ECL Clock Generation Chip
April, 2014 ??Rev. 11
logo
Motorola, Inc
MC100LVEL39 MOTOROLA-MC100LVEL39 Datasheet
127Kb / 4P
   첨2/4,첨4/6 Clock Generation Chip
More results


Html Pages

1 2 3 4 5 6 7 8 9


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com