Zakładka z wyszukiwarką danych komponentów |
|
AD5543BR Arkusz danych(PDF) 8 Page - Analog Devices |
|
AD5543BR Arkusz danych(HTML) 8 Page - Analog Devices |
8 / 12 page REV. A –8– AD5543/AD5553 APPLICATIONS Stability VDD VREF VREF VDD U2 U1 AD5543/AD5553 VO GND IOUT RFB AD8628 C1 Figure 7. Optional Compensation Capacitor for Gain Peaking Prevention In the I-to-V configuration, the IOUT of the DAC and the inverting node of the op amp must be connected as close as possible, and proper PCB layout technique must be employed. Since every code change corresponds to a step function, gain peaking may occur if the op amp has limited GBP and there is excessive parasitic capacitance at the inverting node. An optional compensation capacitor C1 can be added for stability as shown in Figure 7. C1 should be found empirically but 20 pF is generally adequate for the compensation. Positive Voltage Output To achieve the positive voltage output, an applied negative reference to the input of the DAC is preferred over the output inversion through an inverting amplifier because of the resistor’s tolerance errors. To generate a negative reference, the reference can be level-shifted by an op amp such that the VOUT and GND pins of the reference become the virtual ground and –2.5 V respectively, (see Figure 8). VREF VDD U2 U1 AD5543/AD5553 VO GND IOUT RFB 1/2AD8628 1/2AD8620 VOUT VIN GND V+ V– +5V –5V ADR03 +5V –2.5V U3 U4 C1 0 < VO < +2.5 Figure 8. Positive Voltage Output Configuration Bipolar Output The AD5543/AD5553 is inherently a 2-quadrant multiplying D/A converter. That is, it can easily be set up for unipolar output operation. The full-scale output polarity is the inverse of the reference input voltage. In some applications, it may be necessary to generate the full 4-quadrant multiplying capability or a bipolar output swing. This is easily accomplished by using an additional external amplifier U4 configured as a summing amplifier (see Figure 9). In this circuit, the second amplifier U4 provides a gain of 2 that increases the output span magnitude to 5 V. Biasing the external amplifier with a 2.5 V offset from the reference voltage results in a full 4-quadrant multiplying circuit. The transfer equation of this circuit shows that both negative and positive output voltages are created as the input data (D) is incremented from code zero (VOUT = –2.5 V) to midscale (VOUT = 0 V) to full-scale (VOUT = +2.5 V). VD V AD OUT REF =× (/ , – ) ( ) 32 768 1 5543 (3) VD V AD OUT REF =× (/ , – ) ( ) 16 384 1 5553 (4) For AD5543, the resistance tolerance becomes the dominant error of which users should be aware. VREF VDD U2 U1 AD5553 ONLY VO GND IOUT RFB 1/2AD8620 VOUT VIN GND ADR03 U3 1/2AD8620 V+ V– +5V –5V +5V U4 C1 –2.5 < VO < +2.5 C2 5k 0.01% R3 R1 R2 10k 0.01% 10k 0.01% +5V Figure 9. Four-Quadrant Multiplying Application Circuit |
Podobny numer części - AD5543BR |
|
Podobny opis - AD5543BR |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |