Zakładka z wyszukiwarką danych komponentów |
|
IDT7015S Arkusz danych(PDF) 13 Page - Integrated Device Technology |
|
IDT7015S Arkusz danych(HTML) 13 Page - Integrated Device Technology |
13 / 21 page 6.42 IDT7015S/L High-Speed 8K x 9 Dual-Port Static RAM Industrial and Commercial Temperature Ranges 13 2954 drw 13 tDW tAPS ADDR"A" tWC DATAOUT "B" MATCH tWP R/ W"A" DATAIN "A" ADDR"B" tDH VALID (1) MATCH BUSY"B" tBDA VALID tBDD tDDD (3) tWDD Timing Waveform of Read with BUSY(2,4,5) (M/S = VIH) Timing Waveform of Write with BUSY(3) NOTES: 1. tWH must be met for both BUSY input (SLAVE) and output (MASTER). 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes HIGH. 3. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from Port "A". NOTES: 1. To ensure that the earlier of the two ports wins. tAPS is ignored for M/S=VIL 2. CEL = CER = VIL 3. OE = VIL for the reading port. 4. If M/S=VIL (SLAVE), BUSY is an input. Then for this example, BUSY“A”=VIH and BUSY“B” input is shown above. 5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from Port "A". 2954 drw 14 R/ W"A" BUSY"B" tWP tWB R/ W"B" tWH (1) (2) |
Podobny numer części - IDT7015S_16 |
|
Podobny opis - IDT7015S_16 |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |