Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

74LV00A Arkusz danych(PDF) 2 Page - Texas Instruments

Numer części 74LV00A
Szczegółowy opis  QUADRUPLE 2 INPUT POSITIVE NAND GATES
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TI [Texas Instruments]
Strona internetowa  http://www.ti.com
Logo TI - Texas Instruments

74LV00A Arkusz danych(HTML) 2 Page - Texas Instruments

  74LV00A Datasheet HTML 1Page - Texas Instruments 74LV00A Datasheet HTML 2Page - Texas Instruments 74LV00A Datasheet HTML 3Page - Texas Instruments 74LV00A Datasheet HTML 4Page - Texas Instruments 74LV00A Datasheet HTML 5Page - Texas Instruments 74LV00A Datasheet HTML 6Page - Texas Instruments 74LV00A Datasheet HTML 7Page - Texas Instruments 74LV00A Datasheet HTML 8Page - Texas Instruments 74LV00A Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 14 page
background image
SN54LV00A, SN74LV00A
QUADRUPLE 2INPUT POSITIVENAND GATES
SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
description/ordering information (continued)
These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the
outputs, preventing damaging current backflow through the devices when they are powered down.
FUNCTION TABLE
(each gate)
INPUTS
OUTPUT
A
B
OUTPUT
Y
H
H
L
L
XH
X
L
H
logic diagram, each gate (positive logic)
A
B
Y
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC
−0.5 V to 7 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, VI (see Note 1)
−0.5 V to 7 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage range applied to any output in the high-impedance
or power-off state, VO (see Note 1)
−0.5 V to 7 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output voltage range, VO (see Notes 1 and 2)
−0.5 V to VCC + 0.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, IIK (VI < 0)
−20 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output clamp current, IOK (VO < 0)
−50 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous output current, IO (VO = 0 to VCC)
±25 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous current through VCC or GND
±50 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance,
θJA (see Note 3): D package
86
°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 3): DB package
96
°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 3): DGV package
127
°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 3): NS package
76
°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 3): PW package
113
°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 4): RGY package
47
°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, Tstg
−65
°C to 150°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 5.5 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51-7.
4. The package thermal impedance is calculated in accordance with JESD 51-5.


Podobny numer części - 74LV00A

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Diodes Incorporated
74LV00A DIODES-74LV00A Datasheet
303Kb / 9P
   QUADRUPLE 2-INPUT NAND GATES
logo
Nexperia B.V. All right...
74LV00A NEXPERIA-74LV00A Datasheet
192Kb / 10P
   Quad 2-input NAND gate
Rev. 1 - 19 December 2018
74LV00APW NEXPERIA-74LV00APW Datasheet
192Kb / 10P
   Quad 2-input NAND gate
Rev. 1 - 19 December 2018
logo
Diodes Incorporated
74LV00AS14 DIODES-74LV00AS14 Datasheet
275Kb / 9P
   QUADRUPLE 2-INPUT AND GATES
74LV00AS14-13 DIODES-74LV00AS14-13 Datasheet
303Kb / 9P
   QUADRUPLE 2-INPUT NAND GATES
More results

Podobny opis - 74LV00A

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
SN54HCT00 TI-SN54HCT00 Datasheet
404Kb / 12P
[Old version datasheet]   QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN74AHCT00-EP TI1-SN74AHCT00-EP Datasheet
421Kb / 8P
[Old version datasheet]   QUADRUPLE 2-INPUT POSITIVE-NAND GATES
logo
Unisonic Technologies
U74AHCT00 UTC-U74AHCT00_15 Datasheet
201Kb / 4P
   QUADRUPLE 2-INPUT POSITIVE-NAND GATES
logo
Texas Instruments
SN5400 TI-SN5400_07 Datasheet
737Kb / 21P
[Old version datasheet]   QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN54LVC00A TI-SN54LVC00A_08 Datasheet
937Kb / 22P
[Old version datasheet]   QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN54LV00A TI-SN54LV00A_10 Datasheet
673Kb / 18P
[Old version datasheet]   QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN7400J TI1-SN7400J Datasheet
1Mb / 25P
[Old version datasheet]   QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN54LV00 TI-SN54LV00 Datasheet
131Kb / 7P
[Old version datasheet]   QUADRUPLE 2-INPUT POSITIVE-NAND GATES
CD54ACT00 TI-CD54ACT00 Datasheet
73Kb / 5P
[Old version datasheet]   QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN54LVC00A TI-SN54LVC00A_07 Datasheet
908Kb / 22P
[Old version datasheet]   QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN54F00 TI1-SN54F00_14 Datasheet
779Kb / 16P
[Old version datasheet]   QUADRUPLE 2-INPUT POSITIVE-NAND GATES
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com