Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

STK12C68-5K45M Arkusz danych(PDF) 7 Page - List of Unclassifed Manufacturers

Numer części STK12C68-5K45M
Szczegółowy opis  CMOS NV SRAM 8K X 8 AUTOSTORE NONVOLATILE STATIC RAM
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  ETC [List of Unclassifed Manufacturers]
Strona internetowa  
Logo ETC - List of Unclassifed Manufacturers

STK12C68-5K45M Arkusz danych(HTML) 7 Page - List of Unclassifed Manufacturers

Back Button STK12C68-5K45M Datasheet HTML 2Page - List of Unclassifed Manufacturers STK12C68-5K45M Datasheet HTML 3Page - List of Unclassifed Manufacturers STK12C68-5K45M Datasheet HTML 4Page - List of Unclassifed Manufacturers STK12C68-5K45M Datasheet HTML 5Page - List of Unclassifed Manufacturers STK12C68-5K45M Datasheet HTML 6Page - List of Unclassifed Manufacturers STK12C68-5K45M Datasheet HTML 7Page - List of Unclassifed Manufacturers STK12C68-5K45M Datasheet HTML 8Page - List of Unclassifed Manufacturers STK12C68-5K45M Datasheet HTML 9Page - List of Unclassifed Manufacturers STK12C68-5K45M Datasheet HTML 10Page - List of Unclassifed Manufacturers  
Zoom Inzoom in Zoom Outzoom out
 7 / 10 page
background image
STK12C68-M
4-59
address locations. By relying on READ cycles only, the
STK12C68-M implements nonvolatile operation while
remaining compatible with standard 8Kx8 SRAMs.
During the STORE cycle, an erase of the previous
nonvolatile data is first performed, followed by a pro-
gram of the nonvolatile elements. The program opera-
tion copies the SRAM data into the nonvolatile ele-
ments. Once a STORE cycle is initiated, further input
and output are disabled until the cycle is completed.
Because a sequence of addresses is used for STORE
initiation, it is critical that no other read or write ac-
cesses intervene in the sequence or the sequence will
be aborted.
To initiate the STORE cycle the following READ se-
quence must be performed:
1.
Read address
0000 (hex)
Valid READ
2.
Read address
1555 (hex)
Valid READ
3.
Read address
0AAA (hex)
Valid READ
4.
Read address
1FFF (hex)
Valid READ
5.
Read address
10F0 (hex)
Valid READ
6.
Read address
0F0F (hex)
Initiate
STORE Cycle
Once the sixth address in the sequence has been
entered, the STORE cycle will commence and the chip
will be disabled. It is important that READ cycles and
not WRITE cycles be used in the sequence, although it
is not necessary that G be LOW for the sequence to be
valid. After the t
STORE cycle time has been fulfilled, the
SRAM
will again be activated for READ and WRITE
operation.
SOFTWARE RECALL
A RECALL cycle of the EEPROM data into the SRAM is
initiated with a sequence of READ operations in a
manner similar to the STORE initiation. To initiate the
RECALL
cycle the following sequence of READ opera-
tions must be performed:
1.
Read address
0000(hex)
Valid READ
2.
Read address
1555 (hex)
Valid READ
3.
Read address
0AAA (hex)
Valid READ
4.
Read address
1FFF (hex)
Valid READ
5.
Read address
10F0 (hex)
Valid READ
6.
Read address
0F0E (hex)
Initiate
RECALL Cycle
Internally, RECALL is a two step procedure. First, the
SRAM data is cleared and second, the nonvolatile
information is transferred into the SRAM cells. The
RECALL
operation in no way alters the data in the
DEVICE OPERATION
The STK12C68-M has two separate modes of opera-
tion: SRAM mode and nonvolatile mode. In SRAM
mode, the memory operates as a standard fast static
RAM
. In nonvolatile mode, data is transferred from
SRAM
to EEPROM (the STORE operation) or from
EEPROM
to SRAM (the RECALL operation). In this mode
SRAM
functions are disabled.
STORE
cycles may be initiated under user control via a
software sequence or HSB assertion and are also
automatically initiated when the power supply voltage
level of the chip falls below V
SWITCH. RECALL opera-
tions are automatically initiated upon power-up and
whenever the power supply voltage level rises above
V
SWITCH. RECALL cycles may also be initiated by a
software sequence.
SRAM READ
The STK12C68-M performs a READ cycle whenever E
and G are LOW and HSB and W are HIGH. The address
specified on pins A
0-12 determines which of the 8192
data bytes will be accessed. When the READ is initiated
by an address transition, the outputs will be valid after
a delay of t
AVQV. If the READ is initiated by E or G, the
outputs will be valid at t
ELQV or at tGLQV, whichever is
later. The data outputs will repeatedly respond to
address changes within the t
AVQV access time without
the need for transitions on any control input pins, and
will remain valid until another address change or until
E or G is brought HIGH or W or HSB is brought LOW.
SRAM WRITE
A write cycle is performed whenever E and W are LOW
and HSB is high
. The address inputs must be stable prior
to entering the WRITE cycle and must remain stable
until either E or W go HIGH at the end of the cycle. The
data on pins DQ
0-7 will be written into the memory if it
is valid t
DVWH before the end of a W controlled WRITE
or t
DVEH before the end of an E controlled WRITE.
It is recommended that G be kept HIGH during the entire
WRITE
cycle to avoid data bus contention on the
common I/O lines. If G is left LOW, internal circuitry will
turn off the output buffers t
WLQZ after W goes LOW.
SOFTWARE
STORE
The STK12C68-M software STORE cycle is initiated by
executing sequential READ cycles from six specific


Podobny numer części - STK12C68-5K45M

ProducentNumer częściArkusz danychSzczegółowy opis
logo
List of Unclassifed Man...
STK12C68-5K45M ETC-STK12C68-5K45M Datasheet
388Kb / 13P
   8K x 8 AutoStore??nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
More results

Podobny opis - STK12C68-5K45M

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Simtek Corporation
STK15C68 SIMTEK-STK15C68 Datasheet
382Kb / 10P
   8K x 8 AutoStore??nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
logo
List of Unclassifed Man...
STK12C68 ETC-STK12C68 Datasheet
388Kb / 13P
   8K x 8 AutoStore??nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
STK12C68-C20 ETC-STK12C68-C20 Datasheet
125Kb / 12P
   8k x 8 AUTOSTORE NVSRAM QUANTUM TRAP CMOS NONVOLATILE STATIC RAM
STK12C68-IM ETC1-STK12C68-IM Datasheet
64Kb / 10P
   CMOS nvSRAM 8K x 8 AutoStore Nonvolatile Static RAM Industrial Temperature/Military Screen
STK14D88 ETC-STK14D88 Datasheet
216Kb / 15P
   32K x 8 AutoStore nvSRAM CMOS Nonvolatile Static RAM
logo
Simtek Corporation
STK25C48 SIMTEK-STK25C48 Datasheet
310Kb / 10P
   2K x 8 AutoStore??nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
logo
List of Unclassifed Man...
STK14C88 ETC-STK14C88 Datasheet
386Kb / 13P
   32K x 8 AutoStore nvSRAM QuantumTrap CMOS Nonvolatile Static RAM
STK25CA8 ETC-STK25CA8 Datasheet
129Kb / 8P
   128K x 8 AutoStore nvSRAM CMOS Nonvolatile Static RAM Module
logo
Simtek Corporation
STK10C68 SIMTEK-STK10C68 Datasheet
468Kb / 12P
   8K x 8 nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
logo
List of Unclassifed Man...
STK10C68 ETC1-STK10C68 Datasheet
332Kb / 12P
   8K X 8 nvSRAM QuantumTrap CMOS Nonvolatile Static RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com